RENESAS M3727GM6/M8-XXXSP/FP M37272E8SP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

1. DESCRIPTION

The M3727GM6/M8-XXXSP/FP are single-chip microcomputers designed with CMOS silicon gate technology. They have a OSD, data slicer, and I²C-BUS interface, so it is useful for a channel selection system for TV with a closed caption decoder.

The features of the M37272E8SP/FP are similar to those of the M3727GM6/M8-XXXSP/FP except that these chips have a built-in PROM which can be written electrically. The difference between M3727GM6-XXXSP/FP and M3727GM8-XXXSP/FP are the ROM size and RAM size. Accordingly, the following descriptions will be for the M3727GM6-XXXSP/FP.

2. FEATURES

Memory size	
ROM 24K bytes	
(M3727GM6-XXXSP/FP)	
32K bytes	
(M3727GM8-XXXSP/FP, M37272E8SP/FP)	
RAM 1024 bytes	
(M3727GM6-XXXSP/FP)	
1152 bytes	
(M3727GM8-XXXSP/FP, M37272E8SP/FP)	
(*ROM correction memory included)	
Minimum instruction execution time	
0.5 µs (at 8 MHz oscillation frequency)	
Power source voltage	
Subroutine nesting 128 levels (Max.)	
Interrupts 17 types, 16 vectors	
98-bit timers6	
Programmable I/O ports (Ports P0, P1, P2, P30, P31)	
Input ports (Ports P50, P51) 2	
Output ports (Ports P52–P55) 4	
LED drive ports 4	
Serial I/O8-bit X 1 channel	
Multi-master I ² C-BUS interface 1 (2 systems)	
A-D comparator (6-bit resolution)6 channels	
PWM output circuit 8-bit X 6	
Power dissipation	
In high-speed mode 137.5 mW	
(at VCC = 5.5V, 8 MHz oscillation frequency, OSD on, and Data slicer on)	
In low-speed mode0.33 mW	
(at Vcc = 5.5V, 32 kHz oscillation frequency)	
ROM correction function 2 vectors	
Closed caption data slicer	

●OSD function
Display characters
Kinds of characters 254 kinds
Character display area CC mode: 16 X 26 dots
OSD mode: 16 X 20 dots
Kinds of character sizes CC mode: 1 kind
OSD mode: 8 kinds
Kinds of character colors 8 colors (R, G, B)
Coloring unit character, character background, raster
Display position
Horizontal: 128 levels Vertical: 512 levels
Attribute
CC mode: smooth italic, underline, flash, automatic solid space
OSD mode: border

SD mode: border

Smoth roll-up Window function

3. APPLICATION

TV with a closed caption decoder



TABLE OF CONTENTS

1. DESCRIPTION 1
2. FEATURES1
3. APPLICATION 1
4. PIN CONFIGURATION
5. FUNCTIONAL BLOCK DIAGRAM 4
6. PERFORMANCE OVERVIEW5
7. PIN DESCRIPTION
8. FUNCTIONAL DESCRIPTION 11
8.1 CENTRAL PROCESSING UNIT (CPU) 11
8.2 MEMORY 12
8.3 INTERRUPTS17
8.4 TIMERS
8.5 SERIAL I/O25
8.6 MULTI-MASTER I2C-BUS INTERFACE
8.7 PWM OUTPUT FUNCTION 41
8.8 A-D COMPARATOR 45
8.9 ROM CORRECTION FUNCTION 47
8.10 DATA SLICER
8.11 OSD FUNCTIONS
8.11.1 Display Position
8.11.2 Dot Size
8.11.3 Clock for OSD
8.11.4 Field Determination Display
8.11.5 Memory for OSD
8.11.6 Character color
8.11.7 Character background color
8.11.8 OUT1, OUT2 signals
8.11.10 Multiline Display
8.11.11 Automatic Solid Space Function 84
8.11.12 Window Function
8.11.13 OSD Output Pin Control
8.11.14 Raster Coloring Function
8.12 SOFTWARE RUNAWAY DETECT FUNCTION
8.13. RESET CIRCUIT
8.14 CLOCK GENERATING CIRCUIT
8.15 DISPLAY OSCILLATION CIRCUIT
8.16 AUTO-CLEAR CIRCUIT
8.17 ADDRESSING MODE95
8.18 MACHINE INSTRUCTIONS

9. PROGRAMMING NOTES	95
10. ABSOLUTE MAXIMUM RATINGS	96
11. RECOMMENDED OPERATING CONDITIONS	96
12. ELECTRIC CHARACTERISTICS	97
13. A-D CONVERTER CHARACTERISTICS	99
14. MULTI-MASTER I ² C-BUS BUS LINE CHARACTERISTIC	S 99
15. PROM PROGRAMMING METHOD	100
16. DATA REQUIRED FOR MASK ORDERS	101
17. ONE TIME PROM VERSION M37272E8SP/FP MARKING	102
18. APPENDIX	103
19. PACKAGE OUTLINE	127



4. PIN CONFIGURATION




Fig. 4.1 Pin Configuration (1) (Top View)





Fig. 4.2 Pin Configuration (2) (Top View)





5. FUNCTIONAL BLOCK DIAGRAM

Fig. 5.1 Functional Block Diagram of M3727G



6. PERFORMANCE OVERVIEW

Table 6.1 Performance Overview

		Parameter		Functions				
Number of basic	c instructio	ons		71				
Instruction execution time				0.5 μs (the minimum instruction execution time, at 8 MHz oscillation frequency)				
Clock frequency	/			8 MHz (maximum)				
Memory size	ROM	M3727GM6-XX	XSP/FP	24K bytes				
		M3727GM8-XXXS	P/FP, M37272E8SP/FP	32K bytes				
	RAM	M3727GM6-XX	XSP/FP	1024 bytes (ROM correction memory included)				
		M3727GM8-XXXSP/FP, M37272E8SP/FP		1152 bytes (ROM correction memory included)				
	OSD F	ROM		10K bytes				
	OSD F	RAM		128 bytes				
Input/Output P0 ports			I/O	8-bit X 1 (N-channel open-drain output structure, can be used as PWM output pins, INT input pins, A-D input pin)				
	P10P17		I/O	8-bit X 1 (CMOS input/output structure, however, N-channel open-drain output structure, when P11–P14 are used as multi-master I ² C-BUS interface, can be used as OSD output pin, A-D input pins, INT input pin, multi-master I ² C-BUS interface)				
	P20-P27		I/O	8-bit X 1 (P2 is CMOS input/output structure, however, N-channel of drain output structure when P20 and 21 are used as serial output, c used as serial input/output pins, timer external clock input pins, OSD input/output pin, sub-clock input/output pins)				
	P30, P	P30, P31 I/C		2-bit X 1 (CMOS input/output or N-channel open-drain output structure, can be used as A-D input pins)				
	P50, P	51	Input	2-bit X 1 (can be used as OSD input pins)				
	P52-P	55	Output	4-bit X 1 (CMOS output structure, can be used as OSD output pins)				
Serial I/O				8-bit X 1				
Multi-master I ² C	C-BUS inte	erface		1 (2 systems)				
A-D comparator				6 channels (6-bit resolution)				
PWM output cire	cuit			8-bit X 6				
Timers				8-bit timer X 6				
ROM correction	function			2 vectors				
Subroutine nest	ing			128 levels (maximum)				
Interrupt				<17 types> INT external interrupt X 3, Internal timer interrupt X 6, Serial I/O interrupt X 1, OSD interrupt X 1, Multi-master I ² C-BUS interface interrupt X 1, Data slicer interrupt X 1, f(XIN)/4096 interrupt X 1, VSYNC interrupt X 1, BRK instruction interrupt X 1, reset X 1				
Clock generatin	g circuit			2 built-in circuits (externally connected to a ceramic resonator or a quartz- crystal oscillator)				
Data slicer				Built-in				



Table 6.2 Performance Overview (Continued)

Parameter				Functions			
OSD functio	n	Number of	display characters	32 characters X 2 lines			
		Dot structu	ire	CC mode: 16 X 26 dots (character display area : 16 X 20 dots) OSD mode: 16 X 20 dots			
		Kinds of ch	naracters	254 kinds			
		Kinds of ch 1 screen :	naracter sizes 8	CC mode: 1 kinds OSD mode: 8 kinds			
Character font coloring		font coloring	1 screen: 8 kinds (per character unit)				
<u>~</u>		sition	Horizontal: 128 levels, Vertical: 512 levels				
Power source voltage			5V ± 10%				
Power dissipation	In high-speed mode	OSD ON	Data slicer ON	137.5mW typ. (at oscillation frequency f(XIN) = 8 MHz, fosc = 27 MHz) <165mW typ. > < >When use M37272E8SP/FP			
		OSD OFF	Data slicer OFF	55mW typ. (at oscillation frequency $f(XIN) = 8 \text{ MHz}$)			
				<82.5mW typ. > < > When use M37272E8SP/FP			
	In low-speed mode	OSD OFF	Data slicer OFF	0.33 mW typ. (at oscillation frequency f(XCIN) = 32 kHz, f(XIN) = stopped)			
	In stop mode			0.055 mW (maximum)			
Operating te	emperature range)		-10 °C to 70 °C			
Device struc	cture			CMOS silicon gate process			
Package		M3727GM6/M8	-XXXSP, M37272E8FP	42-pin plastic molded DIP			
		M3727GM6/M8	-XXXSP, M37272E8FP	42-pin plastic molded SSOP			



7. PIN DESCRIPTION

Table 7.1 Pin Description

Pin	Name	Input/ Output	Functions
Vcc, (AVcc) Vss	Power source		Apply voltage of 5 V \pm 10 % to (typical) Vcc (AVcc), and 0 V to Vss. () Only M37272E8SP/FP
CNVss	CNVss		This is connected to Vss.
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a LOW for 2 μ s or more (under normal Vcc conditions). If more time is needed for the quartz-crystal oscillator to stabilize, this LOW condition should be maintained for the required time.
Xin	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and
Xout	Clock output	Output	XOUT. If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.
P00/PWM0– P05/PWM5, P06/INT2/AD4,	I/O port P0	I/O	Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open-drain output. (See note 1)
P07/INT1	PWM output	Output	Pins P00–P05 are also used as PWM output pins PWM0–PWM5 respectively. The output structure is N-channel open-drain output.
	External interrupt input	Input	Pins P06 and P07 are also used as INT external interrupt input pins INT2 and INT1 respectively.
	Analog input	Input	P06 pin is also used as analog input pin AD4.
P10/OUT2, P11/SCL1,	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output. (See note 1)
P12/SCL2,	OSD output	Output	Pins P10 is also used as OSD output pin OUT2. The output structure is CMOS output.
P13/SDA1, P14/SDA2,	Multi-master I ² C-BUS interface	I/O	Pins P11–P14 are used as SCL1, SCL2, SDA1 and SDA2 respectively, when multi-master I ² C-BUS interface is used. The output structure is N-channel open-drain output.
P15/AD1/INT3,	Analog input	Input	Pins P10, P15–P17 are also used as analog input pin AD8, AD1–AD3 respectively.
P16/AD2, P17/AD3	External interrupt input	Input	P15 pin is also used as INT external interrupt input pin INT3.
P20/SCLK, P21/SOUT,	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output. (See note 1)
P22/SIN, P23/TIM3,	Serial I/O synchronous clock input/output port	I/O	P20 pin is also used as serial I/O synchronous clock input/output pin SCLK. The output structure is N-channel open-drain output.
P24/TIM2, P25,	Serial I/O data output	I/O	P21 pin is also used as serial I/O data output pin SOUT. The output structure is open-drain output.
P26/OSC1/	Serial I/O data input	Input	P22 pin is also used as serial I/O data input pin SIN.
XCIN, P27/OSC2/	External clock input for timer	Input	Pins P23 and P24 are also used as timer external clock input pins TIM3 and TIM2 respectively.
Хсоит	Clock input for OSD	Input	P26 pin is also used as OSD clock input pin OSC1. (See note 2)
	Clock output for OSD	Output	P27 pin is also used as OSD clock input pin OSC2. The output structure is CMOS output. (See note 2)
	Sub-clock input	Input	P26 pin is also used as sub-clock input pin XCIN.
	Sub-clock output	Output	P27 pin is also used as sub-clock output pin XCOUT.



Table 7.2 Pin Description (continued)


Pin	Name	Input/ Output	Functions
P30/AD5, P31/AD6	I/O port P3	I/O	Ports P30 and P31 are a 2-bit I/O port and has basically the same functions as port 0. The output structure can be selected either CMOS output or N-channel open-drain output structure. (See notes 1, 3)
	Analog input	Input	Pins P30 and P31 are also used as analog input pins AD5 and AD6 respectively.
P50/HSYNC,	Input port P5	Input	Pin P50 and P51 are 2-bit input ports.
P51/VSYNC	HSYNC input	Input	Pin P50 is also used as HSYNC input. This is a horizontal synchronous signal input for OSD.
	VSYNC input	Input	Pin P51 is also used as VSYNC input. This is a vertical synchronous signal input for OSD.
P52/R, P53/G,	Output port P5	Output	Ports P52–P55 are a 4-bit output port. The output structure is CMOS output.
P54/B, P55/OUT1	OSD output	Output	Pins P52–P55 are also used as OSD output pins R, G, B, OUT1 respectively. The output structure is CMOS output.
CVIN	I/O for data slicer	Input	Input composite video signal through a capacitor.
VHOLD		Input	Connect a capacitor between VHOLD and Vss.
HLF		I/O	Connect a filter using of a capacitor and a resistor between HLF and Vss.

Notes 1: Port Pi (i = 0 to 3) has the port Pi direction register which can be used to program each bit as an input ("0") or an output ("1"). The pins programmed as "1" in the direction register are output pins. When pins are programmed as "0," they are input pins. When pins are programmed as output pins, the output data are written into the port latch and then output. When data is read from the output pins, the output pin level is not read but the data of the port latch is read. This allows a previously-output value to be read correctly even if the output LOW voltage has risen, for example, because a light emitting diode was directly driven. The input pins are in the floating state, so the values of the pins can be read. When data is written into the input pin, it is written only into the port latch, while the pin remains in the floating state.

2: To switch output functions, set the raster color register and OSD control register. When pins P26 and P27 are used as the OSD clock input/output pins, set the corresponding bits of the port P2 direction register to "0" (input mode).

3: To switch output structures, set bits 2 and 3 of the port P3 direction register, When "0," CMOS output ; when "1," N-channel open-drain output.





```
Fig. 7.1 I/O Pin Block Diagram (1)
```






Fig. 7.2 I/O Pin Block Diagram (2)



8. FUNCTIONAL DESCRIPTION 8.1 CENTRAL PROCESSING UNIT (CPU)

This microcomputer uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST, SLW instruction cannot be used.

The MUL, DIV, WIT and STP instructions can be used.

8.1.1 CPU Mode Register

The CPU mode register contains the stack page selection bit and internal system clock selection bit. The CPU mode register is allocated at address 00FB16.

b7b6 b5b4b3 b2b1b0	CPU mode register (CM)	[Address 00FB16]		
	3 Name	Functions	After reset	RW
<u>, o</u> ,	1 Processor mode bits (CM0, CM1)	b1 b0 0 0: Single-chip mode 0 1: 1 0: 1 1: Not available	0	RW
	2 Stack page selection bit (CM2) (See note)	0: 0 page 1: 1 page	1	RW
3	4 Fix these bits to "1."		1	RW
	5 Xco∪⊤ drivability selection bit (CM5)	0: LOW drive 1: HIGH drive	1	RW
	6 Main Clock (XIN–XOUT) stop bit (CM6)	0: Oscillating 1: Stopped	0	RW
· · · · · · · · · · · · · · · · · · ·	7 Internal system clock selection bit (CM7)	0: XIN–XOUT selected (high-speed mode) 1: XCIN–XCOUT selected (high-speed mode)	0	RW

Fig. 8.1.1 CPU Mode Register



8.2 MEMORY

8.2.1 Special Function Register (SFR) Area

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

8.2.2 RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

8.2.3 ROM

ROM is used for storing user programs as well as the interrupt vector area.

8.2.4 OSD RAM

RAM for display is used for specifying the character codes and colors to display.

8.2.5 OSD ROM

ROM for display is used for storing character data.

8.2.6 Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

8.2.7 Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

8.2.8 Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

8.2.9 ROM Correction Vector

This is used as the program jump destination addresses for ROM correction.




Fig. 8.2.1 Memory Map (M3727GM6/M8-XXXSP/FP, M37272E8SP/FP)

RENESAS




Fig. 8.2.2 Memory Map of Special Function Register 1 (SFR1) (1)




Fig. 8.2.3 Memory Map of Special Function Register 1 (SFR1) (2)

RENESAS




Fig. 8.2.4 Memory Map of Special Function Register 2 (SFR2)



	<bit allocation=""></bit>	<state after="" immediately="" reset=""></state>
	Function bit	0 : "0" immediately after reset
	Name : }	1 : "1" immediately after reset
	: No function bit	? : Indeterminate immediately
	0 : Fix to this bit to "0" (do not write to "1")	after reset
	1 : Fix to this bit to "1" (do not write to "0")	
Register	Bit allocation	State immediately after reset
Processor status register (PS)	N V T B D I Z C	? ? ? ? ? 1 ? ?
Program counter (PCH)	Contents of address FFFF	
Program counter (PCL)		Contents of address FFFE16

Fig. 8.2.5 Internal State of Processor Status Register and Program Counter at Reset



8.3 INTERRUPTS

Interrupts can be caused by 17 different sources consisting of 4 external, 11 internal, 1 software, and reset. Interrupts are vectored interrupts with priorities as shown in Table 8.3.1. Reset is also included in the table because its operation is similar to an interrupt. When an interrupt is accented

When an interrupt is accepted,

- The contents of the program counter and processor status register are automatically stored into the stack.
- ② The interrupt disable flag I is set to "1" and the corresponding interrupt request bit is set to "0."
- ③ The jump destination address stored in the vector address enters the program counter.

Other interrupts are disabled when the interrupt disable flag is set to "1."

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figures 8.3.2 to 8.3.6 show the interrupt-related registers.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1," interrupt request bit is "1," and the interrupt disable flag is "0." The interrupt request bit can be set to "0" by a program, but not set to "1." The interrupt enable bit can be set to "0" and "1" by a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 8.3.1 shows interrupt control.

Table 8.3.1 Interrupt Vector Addresses and Priority

8.3.1 Interrupt Causes

(1) VSYNC, OSD interrupts

The VSYNC interrupt is an interrupt request synchronized with the vertical sync signal.

The OSD interrupt occurs after character block display to the CRT is completed.

(2) INT1 to INT3 external interrupts

The INT1 to INT3 interrupts are external interrupt inputs, the system detects that the level of a pin changes from LOW to HIGH or from HIGH to LOW, and generates an interrupt request. The input active edge can be selected by bits 3 to 5 of the interrupt input polarity register (address 00DC16) : when this bit is "0," a change from LOW to HIGH is detected; when it is "1," a change from HIGH to LOW is detected. Note that both bits are cleared to "0" at reset.

(3) Timers 1 to 4 interrupts

An interrupt is generated by an overflow of timers 1 to 4.

Priority	Interrupt Source	Vector Addresses	Remarks
1	Reset	FFFF16, FFFE16	Non-maskable
2	OSD interrupt	FFFD16, FFFC16	
3	INT1 external interrupt	FFFB16, FFFA16	Active edge selectable
4	Data slicer interrupt	FFF916, FFF816	
5	Serial I/O interrupt	FFF716, FFF616	
6	Timer 4 interrupt	FFF516, FFF416	
7	f(XIN)/4096 interrupt	FFF316, FFF216	
8	VSYNC interrupt	FFF116, FFF016	
9	Timer 3 interrupt	FFEF16, FFEE16	
10	Timer 2 interrupt	FFED16, FFEC16	
11	Timer 1 interrupt	FFEB16, FFEA16	
12	INT3 external interrupt	FFE916, FFE816	Active edge selectable
13	INT2 external interrupt	FFE716, FFE616	Active edge selectable
14	Multi-master I ² C-BUS interface interrupt	FFE516, FFE416	
15	Timer 5 • 6 interrupt	FFE316, FFE216	Source switch by software (see note)
16	BRK instruction interrupt	FFDF16, FFDE16	Non-maskable

Note: Switching a source during a program causes an unnecessary interrupt. Therefore, set a source at initializing of program.



(4) Serial I/O interrupt

This is an interrupt request from the clock synchronous serial I/O function.

(5) f(XIN)/4096 interrupt

The f (XIN)/4096 interrupt occurs regularly with a f(XIN)/4096 period. Set bit 0 of the PWM mode register 1 to "0."

(6) Data slicer interrupt

An interrupt occurs when slicing data is completed.

(7) Multi-master I²C-BUS interface interrupt

This is an interrupt request related to the multi-master $\mathsf{I}^2\mathsf{C}\text{-}\mathsf{BUS}$ interface.

(8) Timer 5 • 6 interrupt

An interrupt is generated by an overflow of timer 5 or 6. Their priorities are same, and can be switched by software.

(9) BRK instruction interrupt

This software interrupt has the least significant priority. It does not have a corresponding interrupt enable bit, and it is not affected by the interrupt disable flag I (non-maskable).




Fig. 8.3.1 Interrupt Control






Fig. 8.3.2 Interrupt Request Register 1

Г

] Ir	terrupt request register 2 (IR	EQ2) [Address 00FD16]			
В	Name	Functions	After reset	R	W
0	INT1 external interrupt request bit (INIR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
- 1	Data slicer interrupt request bit (DSR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
2	Serial I/O interrupt request bit (S1R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
3	f(XIN)/4096 interrupt request bit (CKR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
- 4	INT2 external interrupt request bit (IN2R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
5	Multi-master I ² C-BUS interrupt request bit (IICR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
 - 6	Timer 5 • 6 interrupt request bit (TM56R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
- 7	Fix this bit to "0."		0	R	W

Fig. 8.3.3 Interrupt Request Register 2






Fig. 8.3.4 Interrupt Control Register 1

Г

b7b6b5b4b3b2b1b0						
	In	terrupt control register 2 (IC	CON2) [Address 00FF	16]		
	В	Name	Functions	After reset	R	W
	0	INT1 external interrupt enable bit (IN1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	1	Data slicer interrupt enable bit (DSE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
· · · · · · · · · · · · · · · · · · ·	2	Serial I/O interrupt enable bit (S1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
· · · · · · · · · · · · · · · · · · ·	3	f(XIN)/4096 interrupt enable bit (CKE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	4	INT2 external interrupt enable bit (IN2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	5	Multi-master I ² C-BUS interface interrupt enable bit (IICE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	6	Timer 5 • 6 interrupt enable bit (TM56E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
<u> </u>	7	Timer 5 • 6 interrupt switch bit (TM56C)	0 : Timer 5 1 : Timer 6	0	R	W

Fig. 8.3.5 Interrupt Control Register 2




Fig. 8.3.6 Interrupt Input Polarity Register



8.4 TIMERS

This microcomputer has 6 timers: timer 1, timer 2, timer 3, timer 4, timer 5, and timer 6. All timers are 8-bit timers with the 8-bit timer latch. The timer block diagram is shown in Figure 8.4.3.

All of the timers count down and their divide ratio is 1/(n+1), where n is the value of timer latch. By writing a count value to the corresponding timer latch (addresses 00F016 to 00F316: timers 1 to 4, addresses 00EE16 and 00EF16: timers 5 and 6), the value is also set to a timer, simultaneously.

The count value is decremented by 1. The timer interrupt request bit is set to "1" by a timer overflow at the next count pulse, after the count value reaches "0016".

8.4.1 Timer 1

Timer 1 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XIN)/4096 or f(XCIN)/4096
- External clock from the TIM2 pin

The count source of timer 1 is selected by setting bits 5 and 0 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 1 interrupt request occurs at timer 1 overflow.

8.4.2 Timer 2

- Timer 2 can select one of the following count sources:
- f(XIN)/16 or f(XCIN)/16
- Timer 1 overflow signal
- External clock from the TIM2 pin

The count source of timer 2 is selected by setting bits 4 and 1 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 1 overflow signal is a count source for the timer 2, the timer 1 functions as an 8-bit prescaler.

Timer 2 interrupt request occurs at timer 2 overflow.

8.4.3 Timer 3

Timer 3 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XCIN)
- External clock from the TIM3 pin

The count source of timer 3 is selected by setting bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716. Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. Timer 3 interrupt request occurs at timer 3 overflow.

8.4.4 Timer 4

Timer 4 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XIN)/2 or f(XCIN)/2
- f(XCIN)

The count source of timer 3 is selected by setting bits 1 and 4 of the timer mode register 2 (address 00F516). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 3 overflow signal is a count source for the timer 4, the timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

8.4.5 Timer 5

Timer 5 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 2 overflow signal
- Timer 4 overflow signal

The count source of timer 3 is selected by setting bit 6 of timer mode register 1 (address 00F416) and bit 7 of the timer mode register 2 (address 00F516). When overflow of timer 2 or 4 is a count source for timer 5, either timer 2 or 4 functions as an 8-bit prescaler. Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. Timer 5 interrupt request occurs at timer 5 overflow.

8.4.6 Timer 6

Timer 6 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 5 overflow signal

The count source of timer 6 is selected by setting bit 7 of the timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 5 overflow signal is a count source for timer 6, the timer 5 functions as an 8-bit prescaler. Timer 6 interrupt request occurs at timer 6 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. The f(XIN) * /16 is selected as the timer 3 count source. The internal reset is released by timer 4 overflow in this state and the internal clock is connected.


At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. However, the f(XIN) * /16 is not selected as the timer 3 count source. So set both bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716 to "0" before the execution of the STP instruction (f(XIN) * /16 is selected as timer 3 count source). The internal STP state is released by timer 4 overflow in this state and the internal clock is connected.

As a result of the above procedure, the program can start under a stable clock.

*: When bit 7 of the CPU mode register (CM7) is "1," f(XIN) becomes f(XCIN).

The timer-related registers is shown in Figures 8.4.1 and 8.4.2.










Fig. 8.4.2 Timer Mode Register 2






Fig. 8.4.3 Timer Block Diagram



8.5 SERIAL I/O

This microcomputer has a built-in serial I/O which can either transmit or receive 8-bit data serially in the clock synchronous mode. The serial I/O block diagram is shown in Figure 8.5.1. The synchro-

nous clock I/O pin (SCLK), and data output pin (SOUT) also function as port P4, data input pin (SIN) also functions as port P20–P22. Bit 3 of the serial I/O mode register (address 00EB16) selects whether the synchronous clock is supplied internally or externally (from the SCLK pin). When an internal clock is selected, bits 1 and 0 select whether f(XIN) or f(XCIN) is divided by 8, 16, 32, or 64. To use the SIN pin for serial I/O, set the corresponding bit of the port P2 direction register (address 00C516) to "0." The operation of the serial I/O is described below. The operation of the serial I/O differs depending on the clock source; external clock or internal clock.




Fig. 8.5.1 Serial I/O Block Diagram



Internal clock : The serial I/O counter is set to "7" during the write cycle into the serial I/O register (address 00EA16), and the transfer clock goes HIGH forcibly. At each falling edge of the transfer clock after the write cycle, serial data is output from the SOUT pin. Transfer direction can be selected by bit 5 of the serial I/O mode register. At each rising edge of the transfer clock, data is input from the SIN pin and data in the serial I/O register is shifted 1 bit.

After the transfer clock has counted 8 times, the serial I/O counter becomes "0" and the transfer clock stops at HIGH. At this time the interrupt request bit is set to "1."

External clock : The an external clock is selected as the clock source, the interrupt request is set to "1" after the transfer clock has been counted 8 counts. However, transfer operation does not stop, so the clock should be controlled externally. Use the external clock of 1 MHz or less with a duty cycle of 50%.

The serial I/O timing is shown in Figure 8.5.2. When using an external clock for transfer, the external clock must be held at HIGH for initializing the serial I/O counter. When switching between an internal clock and an external clock, do not switch during transfer. Also, be sure to initialize the serial I/O counter after switching.

Notes 1: On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit managing instructions, such as SEB and CLB.

2: When an external clock is used as the synchronous clock, write transmit data to the serial I/O register when the transfer clock input level is HIGH.




Fig. 8.5.2 Serial I/O Timing (for LSB first)



0 0	S	erial I/O mode register (SM) [Address 00EB16]		
	В	Name	Functions	After reset	F
	0, 1	Internal synchronous clock selection bits (SM0, SM1)	b1 b0 0 0: f(Xin)/4 or f(Xcin)/4 0 1: f(Xin)/16 or f(Xcin)/16 1 0: f(Xin)/32 or f(Xcin)/32 1 1: f(Xin)/64 or f(Xcin)/64	0	F
	 2	Synchronous clock selection bit (SM2)	0: External clock 1: Internal clock	0	F
·	 3	Port function selection bit (SM3)	0: P20, P21 1: Sclk, Sout	0	F
	 4	Fix this bit to "0."		0	F
	 5	Transfer direction selection bit (SM5)	0: LSB first 1: MSB first	0	F
	 6	Transfer clock input pin selection bit (SM6)	0: Input signal from Sın pin 1: Input signal from So∪⊤ pin	0	F
	 7	Fix this bit to "0."		0	F

Fig. 8.5.3 Serial I/O Mode Register



8.6 MULTI-MASTER I²C-BUS INTERFACE

The multi-master I²C-BUS interface is a serial communications circuit, conforming to the Philips I²C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications. Figure 8.6.1 shows a block diagram of the multi-master I²C-BUS in-

terface and Table 8.6.1 shows multi-master I²C-BUS interface functions.

This multi-master l²C-BUS interface consists of the l²C address register, the l²C data shift register, the l²C clock control register, the l²C control register, the l²C status register and other control circuits.

Table 8.6.1 Multi-master I²C-BUS Interface Functions

Item	Function
Format	In conformity with Philips I ² C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I ² C-BUS standard: Master transmission Master reception Slave transmission Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at ϕ = 4 MHz)

 ϕ : System clock = f(XIN)/2

Note: We are not responsible for any third party's infringement of patent rights or other rights attributable to the use of the control function (bits 6 and 7 of the I²C control register at address 00F916) for connections between the I²C-BUS interface and ports (SCL1, SCL2, SDA1, SDA2).




Fig. 8.6.1 Block Diagram of Multi-master I²C-BUS Interface

8.6.1 I²C Data Shift Register

The I^2C data shift register (S0 : address 00F616) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted one bit to the left.

The I²C data shift register is in a write enable status only when the ESO bit of the I²C control register (address 00F916) is "1." The bit counter is reset by a write instruction to the I²C data shift register. When both the ESO bit and the MST bit of the I²C status register (address 00F816) are "1," the SCL is output by a write instruction to the I²C data shift register. Reading data from the I²C data shift register is always enabled regardless of the ESO bit value.

Note: To write data into the I²C data shift register after setting the MST bit to "0" (slave mode), keep an interval of 8 machine cycles or more.




Fig. 8.6.2 Data Shift Register



8.6.2 I²C Address Register

The I²C address register (address 00F716) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition are detected.

(1) Bit 0: read/write bit (RBW)

Not used when comparing addresses, in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the I^2C address register.

The RBW bit is cleared to "0" automatically when the stop condition is detected.

(2) Bits 1 to 7: slave address (SAD0-SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.




Fig. 8.6.3 I²C Address Register



8.6.3 I²C Clock Control Register

The I²C clock control register (address 00FA16) is used to set ACK control, SCL mode and SCL frequency.

(1) Bits 0 to 4: SCL frequency control bits (CCR0–CCR4)

These bits control the SCL frequency.

(2) Bit 5: SCL mode specification bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is set. When the bit is set to "1," the high-speed clock mode is set.

(3) Bit 6: ACK bit (ACK BIT)

*ACK clock: Clock for acknowledgement

This bit sets the SDA status when an ACK clock* is generated. When this bit is set to "0," the ACK return mode is set and SDA goes to LOW at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is set. The SDA is held in the HIGH status at the occurrence of an ACK clock.

However, when the slave address matches the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made LOW (ACK is returned). If there is a mismatch between the slave address and the address data, the SDA is automatically made HIGH (ACK is not returned).

(4) Bit 7: ACK clock bit (ACK)

This bit specifies a mode of acknowledgment which is an acknowledgment response of data transmission. When this bit is set to "0," the no ACK clock mode is set. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is set and the master generates an ACK clock upon completion of each 1-byte data transmission. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (make SDA HIGH) and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the I²C clock control register during transmission. If data is written during transmission, the I²C clock generator is reset, so that data cannot be transmitted normally.

				0FA 16)	S2 : address 0	C clock control register (S	2 (b7 b6 b5 b4 b3 b2 b1 b0
۲¦۱	t	After reset	s	Function		Name	в	
۲ ۱	Ī	0	High speed clock mode	Standard clock mode	Setup value of CCR4– CCR0	SCL frequency control bits (CCR0 to CCR4)	0 to 4	
1			Setup disabled	Setup disabled	00 to 02	(,		
			333	Setup disabled	03			
į			250	Setup disabled	04			
ł			400 (See note)	100	05			
ł			166	83.3	06			
ł			1000/CCR value	500/CCR value	:			
			34.5	17.2	1D			
÷			33.3	16.6	1E			
ł			32.3	16.1	1F			
			:, unit : kHz)	(at $\phi = 4 \text{ MHz}$				
२।		0		clock mode ed clock mode	0: Standard 1: High-spee	SCL mode specification bit (FAST MODE)	5	L
۲ļ	T	0			0: ACK is re 1: ACK is no	ACK bit (ACK BIT)	6	L
۲¦۱		0			0: No ACK o 1: ACK clock	ACK clock bit (ACK)	7	
			s as below .	ot returned. clock k node, the duty is	1: ACK is no 0: No ACK o 1: ACK clock speed clock n 3 : 2 duty is as belo	(ACK BIT) ACK clock bit	7	i

Fig. 8.6.4 I²C Address Register



8.6.4 I²C Control Register

The $\mathsf{I}^2\mathsf{C}$ control register (address 00F916) controls the data communication format.

(1) Bits 0 to 2: bit counter (BC0–BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. An interrupt request signal occurs immediately after the number of bits specified with these bits are transmitted.

When a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

(2) Bit 3: I²C interface use enable bit (ESO)

This bit enables usage of the multimaster I^2C BUS interface. When this bit is set to "0," the use disable status is provided, so the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.

When ESO = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (they are bits of the I²C status register at address 00F816).
- Writing data to the I²C data shift register (address 00F616) is disabled.

(3) Bit 4: data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "8.6.5 I²C Status Register," bit 1) is received, transmission processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized.

(4) Bit 5: addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the l^2C address register (address 00F716) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, all the bits of the l^2C address register are compared with address data.

(5) Bits 6 and 7: connection control bits between I²C-BUS interface and ports (BSEL0, BSEL1)

These bits controls the connection between SCL and ports or SDA and ports (refer to Figure 8.6.5).




Fig. 8.6.5 Connection Port Control by BSEL0 and BSEL1






Fig. 8.6.6 I²C Control Register



8.6.5 I²C Status Register

The l^2C status register (address 00F816) controls the l^2C -BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.

(1) Bit 0: last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I^2C data shift register (address 00F616).

(2) Bit 1: general call detecting flag (AD0)

This bit is set to "1" when a general call* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition.

*General call: The master transmits the general call address "0016" to all slaves.

(3) Bit 2: slave address comparison flag (AAS)

This flag indicates a comparison result of address data.

- In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions.
 - The address data immediately after occurrence of a START condition matches the slave address stored in the high-order 7 bits of the I²C address register (address 00F716).
 - A general call is received.
- In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition.
 - When the address data is compared with the I²C address register (8 bits consists of slave address and RBW), the first bytes match.
- The state of this bit is changed from "1" to "0" by executing a write instruction to the I²C data shift register (address 00F616).

(4) Bit 3: arbitration lost* detecting flag (AL)

n the master transmission mode, when a device other than the microcomputer sets the SDA to "L,", arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to receive and recognize its own slave address transmitted by another master device.

*Arbitration lost: The status in which communication as a master is disabled.

(5) Bit 4: I²C-BUS interface interrupt request bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of the PIN bit changes from "1" to "0." At the same time, an interrupt request signal is sent to the CPU. The PIN bit is set to "0" in synchronization with a falling edge of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling edge of the PIN bit. When detecting the STOP condition in slave, the multi-master I²C-BUS interface interrupt request bit (IR) is set "0" to "1" (interrupt request) regardless of falling of PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock generation is disabled. Figure 8.6.8 shows an interrupt request signal generating timing chart.

- The PIN bit is set to "1" in any one of the following conditions.
- Writing "1" to the PIN bit
- Executing a write instruction to the I²C data shift register (address 00F616). (See note)
- When the ESO bit is "0"
- At reset

Note: It takes 8 BCLK cycles or more until PIN bit become "1" after write instructions are executed to these registers.

The conditions in which the PIN bit is set to "0" are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

(6) Bit 5: bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. When this bit is set to "1," this bus system is busy and the occurrence of a START condition is disabled by the START condition duplication prevention function (See note).

This flag can be written by software only in the master transmission mode. In the other modes, this bit is set to "1" by detecting a START condition and set to "0" by detecting a STOP condition. When the ESO bit of the l^2C control register (address 00F916) is "0" and at reset, the BB flag is kept in the "0" state.

(7) Bit 6: communication mode specification bit (transfer direction specification bit: TRX)

This bit decides the direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output into the SDA in synchronization with the clock generated on the SCL.

When the ALS bit of the I²C control register (address 00F916) is "0" in the slave reception mode is selected, the TRX bit is set to "1" (transmit) if the least significant bit (R/W bit) of the address data transmitted by the master is "1." When the ALS bit is "0" and the R/W bit is "0," the TRX bit is cleared to "0" (receive).

- The TRX bit is cleared to "0" in one of the following conditions.
- When arbitration lost is detected.
- When a STOP condition is detected.
- When occurence of a START condition is disabled by the START condition duplication prevention function (Note).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.
- At reset




(8) Bit 7: Communication mode specification bit (master/slave specification bit: MST)

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated, and also the clocks required for data communication are generated on the SCL.

The MST bit is cleared to "0" in one of the following conditions.

- Immediately after completion of 1-byte data transmission when arbitration lost is detected
- When a STOP condition is detected.
- When occurence of a START condition is disabled by the START condition duplication preventing function (Note).
- At reset

I



a START condition is set by another master device.

b7 b	6 b5	5 b4	b3	b2 b	1 b0						
			_	_		2	C status register (S1) [A	ddress 00F816]			
						В	Name	Functions	After reset	R	V
					 L 	0	Last receive bit (LRB) (See note)	0 : Last bit = "0 " 1 : Last bit = "1 " (See note)	Indeterminate	R	-
					 	- 1	General call detecting flag (AD0) (See note)	0 : No general call detected 1 : General call detected (See note)	0	R	-
				!		2	Slave address comparison flag (AAS) (See note)	0 : Address mismatch 1 : Address match (See note)	0	R	
			i			3	Arbitration lost detecting flag (AL) (See note)	0 : Not detected 1 : Detected (See note)	0	R	-
		!-				4	I ² C-BUS interface interrupt request bit (PIN)	0 : Interrupt request issued 1 : No interrupt request issued	1	R	N
	-					- 5	Bus busy flag (BB)	0 : Bus free 1 : Bus busy	0	R	N
i	L					6, 7	Communication mode specification bits (TRX, MST)	b7 b6 0 0: Slave recieve mode 1 : Slave transmit mode 1 0: Master recieve mode 1 1: Master transmit mode	0	R	W

Fig. 8.6.7 I²C Status Register




Fig. 8.6.8 Interrupt Request Signal Generation Timing



8.6.6 START Condition Generation Method

When the ESO bit of the I^2C control register (address 00F916) is "1," execute a write instruction to the I^2C status register (address 00F816) to set the MST, TRX and BB bits to "1." A START condition will then be generated. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generation timing and BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 8.6.9 for the START condition/ STOP condition generation timing table.




Fig. 8.6.9 START Condition Generation Timing Diagram

8.6.7 STOP Condition Generation Method

When the ESO bit of the l^2C control register (address 00F916) is "1," execute a write instruction to the l^2C status register (address 00F816) for setting the MST bit and the TRX bit to "1" and the BB bit to "0". A STOP condition will then be generated. The STOP condition generation timing and the BB flag reset timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 8.6.10 for the STOP condition generation timing diagram, and Table 8.6.2 for the START condition/STOP condition generation timing table.




Fig. 8.6.10 STOP Condition Generation Timing Diagram

Table 8.6.2 START Condition/STOP	Condition	Generation	Tim-
ing Table			

Item	Standard Clock Mode	High-speed Clock Mode				
Setup time	5.0 μs (20 cycles)	$2 E_{\rm res} (10 e_{\rm res})$				
(START condition)	5.0 µs (20 cycles)	2.5 μs (10 cycles)				
Setup time	4.25 μs (17 cycles)	1.75 μs (7 cycles)				
(STOP condition)	4.25 µS (17 cycles)	1.75 μs (7 cycles)				
Hold time	5.0 μs (20 cycles)	2.5 μs (10 cycles)				
Set/reset time for BB flag	3.0 μs (12 cycles)	1.5 μs (6 cycles)				

Note: Absolute time at ϕ = 4 MHz. The value in parentheses denotes the number of ϕ cycles.



8.6.8 START/STOP Condition Detect Conditions

The START/STOP condition detect conditions are shown in Figure 8.6.11 and Table 8.6.3. Only when the 3 conditions of Table 8.6.3 are satisfied, a START/STOP condition can be detected.

Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "IICIRQ" is generated to the CPU.




Fig. 8.6.11 START Condition/STOP Condition Detect Timing Diagram

Table 8.6.3 START Condition/STOP Condition Detect Conditions

Standard Clock Mode	High-speed Clock Mode
6.5 μs (26 cycles) < SCL release time	1.0 μs (4 cycles) < SCL release time
3.25 μs (13 cycles) < Setup time	0.5 μs (2 cycles) < Setup time
3.25 µs (13 cycles) < Hold time	0.5 μs (2 cycles) < Hold time

Note: Absolute time at $\phi = 4$ MHz. The value in parentheses denotes the number of ϕ cycles.

8.6.9 Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats is described below.

(1) 7-bit addressing format

To meet the 7-bit addressing format, set the 10BIT SAD bit of the l^2C control register (address 00F916) to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the l^2C address register (address 00F716). At the time of this comparison, address comparison of the RBW bit of the l^2C address register (address 00F716) is not made. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 8.6.12, (1) and (2).

(2) 10-bit addressing format

To meet the 10-bit addressing format, set the 10BIT SAD bit of the I²C control register (address 00F916) to "1." An address comparison is made between the first-byte address data transmitted from the master and the 7-bit slave address stored in the I²C address register (address 00F716). At the time of this comparison, an address comparison between the RBW bit of the I²C address register (address 00F716) and the R/W bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the R/W bit which is the last bit of the address data transmitted form the master is made. In the 10-bit addressing mode, the direction of communication for control data but also is processed as an address data bit.

When the first-byte address data matches the slave address, the AAS bit of the I²C status register (address 00F816) is set to "1." After the second-byte address data is stored into the I²C data shift register (address 00F616), make an address comparison between the second-byte data and the slave address by software. When the address data of the 2nd bytes matches the slave address, set the RBW bit of the I²C address register (address 00F716) to "1" by software. This processing can match the 7-bit slave address and R/W data, which are received after a RESTART condition is detected, with the value of the I²C address register (address 00F716). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 8.6.12, (3) and (4).



8.6.10 Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- \odot Set a slave address in the high-order 7 bits of the I^2C address register (address 00F716) and "0" in the RBW bit.
- ② Set the ACK return mode and SCL = 100 kHz by setting "8516" in the I²C clock control register (address 00FA16).
- ③ Set "1016" in the I²C status register (address 00F816) and hold the SCL at the HIGH.
- ④ Set a communication enable status by setting "4816" in the I²C control register (address 00F916).
- (5) Set the address data of the destination of transmission in the highorder 7 bits of the I²C data shift register (address 00F616) and set "0" in the least significant bit.
- (6) Set "F016" in the I²C status register (address 00F816) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occurs.
- \odot Set transmit data in the I²C data shift register (address 00F616). At this time, an SCL and an ACK clock automatically occurs.
- \circledast When transmitting control data of more than 1 byte, repeat step $\oslash.$
- In Set "D016" in the I²C status register (address 00F816). After this, if ACK is not returned or transmission ends, a STOP condition will be generated.

8.6.11 Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode, using the addressing format, is shown below.

- ① Set a slave address in the high-order 7 bits of the I²C address register (address 00F716) and "0" in the RBW bit.
- ⁽²⁾ Set the no ACK clock mode and SCL = 400 kHz by setting "2516" in the I^2 C clock control register (address 00FA16).
- \circledast Set "1016" in the I^2C status register (address 00F816) and hold the SCL at the HIGH.
- ④ Set a communication enable status by setting "4816" in the I²C control register (address 00F916).
- (5) When a START condition is received, an address comparison is made.
- 6 •When all transmitted address are "0" (general call):
- AD0 of the I²C status register (address 00F816) is set to "1"and an interrupt request signal occurs.
- •When the transmitted addresses match the address set in \mathbb{O} : ASS of the I²C status register (address 00F816) is set to "1" and an interrupt request signal occurs.
- In the cases other than the above:
 AD0 and AAS of the I²C status register (address 00F816) are set to "0" and no interrupt request signal occurs.
- To Set dummy data in the I²C data shift register (address 00F616).
- When receiving control data of more than 1 byte, repeat step 2.
- (9) When a STOP condition is detected, the communication ends.






Fig. 8.6.12 Address Data Communication Format

8.6.12 Precautions when using multi-master I²C-BUS interface

(1) Read-modify-write instruction

The precautions when the raead-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master $I^2C\text{-}BUS$ interface are described below.

•I²C data shift register (S0)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.

•I²C address register (S0D)

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because hardware changes the read/write bit (RBW) at the above timing.

•I²C status register (S1)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.

•I²C control register (S1D)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because hardware changes the bit counter (BC0–BC2) at the above timing.

•I²C clock control register (S2)

The read-modify-write instruction can be executed for this register.

(2) START condition generating procedure using multi-master

OProcedure example (The necessary conditions of the generating procedure are described as the following @ to O).

•	
LDA —	(Taking out of slave address value)
SEI	(Interrupt disabled)
BBS 5,S1,BUSBUSY	(BB flag confirming and branch process)
BUSFREE:	
STA SO	(Writing of slave address value)
LDM #\$F0, S1	(Trigger of START condition generating)
CLI	(Interrupt enabled)
•	
•	
BUSBUSY:	
CLI	(Interrupt enabled)
•	
•	

©Use "STA," "STX" or "STY" of the zero page addressing instruction for writing the slave address value to the I²C data shift register.

- ③Use "LDM" instruction for setting trigger of START condition generating.
- Write the slave address value of above ② and set trigger of START condition generating of above ③ continuously shown the above procedure example.
- ^⑤Disable interrupts during the following three process steps:
- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating

When the condition of the BB flag is bus busy, enable interrupts immediately.



(3) RESTART condition generating procedure

①Procedure example (The necessary conditions of the generating procedure are described as the following ② to ⑥.)

Execute the following procedure when the PIN bit is "0."

	•	
LDM	#\$00, S1	(Select slave receive mode)
LDA	—	(Taking out of slave address value)
SEI		(Interrupt disabled)
STA	S0	(Writing of slave address value)
LDM	#\$F0, S1	(Trigger of RESTART condition generating)
CLI		(Interrupt enabled)
	•	

②Select the slave receive mode when the PIN bit is "0." Do not write "1" to the PIN bit. Neither "0" nor "1" is specified for the writing to the BB bit.

The TRX bit becomes "0" and the SDA pin is released.

- ③The SCL pin is released by writing the slave address value to the I²C data shift register. Use "STA," "STX" or "STY" of the zero page addressing instruction for writing.
- Ouse "LDM" instruction for setting trigger of RESTART condition generating.
- [®]Write the slave address value of above [®] and set trigger of RE-START condition generating of above [®] continuously shown the above procedure example.
- ©Disable interrupts during the following two process steps:
 - Writing of slave address value
 - Trigger of RESTART condition generating

(4) STOP condition generating procedure

OProcedure example (The necessary conditions of the generating procedure are described as the following @ to OProcedure to OProcedure

	•	
	•	
SEI		(Interrupt disabled)
LDM	#\$C0, S1	(Select master transmit mode)
NOP		(Set NOP)
LDM	#\$D0, S1	(Trigger of STOP condition generating)
CLI		(Interrupt enabled)
	•	
	•	

[©]Write "0" to the PIN bit when master transmit mode is select.

- ③Execute "NOP" instruction after setting of master transmit mode. Also, set trigger of STOP condition generating within 10 cycles after selecting of master trasmit mode.
- Disable interrupts during the following two process steps:
 - Select of master transmit mode
 - Trigger of STOP condition generating

(5) Writing to I²C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1." It is because it may become the same as above.

(6) Process of after STOP condition generating

Do not write data in the l^2C data shift register S0 and the l^2C status register S1 until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.



8.7 PWM OUTPUT FUNCTION

This microcomputer is equipped with six 8-bit PWMs (PWM0– PWM5). PWM0–PWM5 have the same circuit structure and an 8-bit resolution with minimum resolution bit width of 4 μ s (for f(XIN) = 8 MHz) and repeat period of 1024 μ s (for f(XIN) = 8 MHz).

Figure 8.7.1 shows the PWM block diagram. The PWM timing generating circuit applies individual control signals to PWM0–PWM5 using f(XIN) divided by 2 as a reference signal.

8.7.1 Data Setting

When outputting PWM0–PWM5, set 8-bit output data to the PWMi register (i means 0 to 5; addresses 020016 to 020516).

8.7.2 Transmitting Data from Register to PWM circuit

Data transfer from the 8-bit PWM register to the 8-bit PWM circuit is executed at writing data to the register.

The signal output from the 8-bit PWM output pin corresponds to the contents of this register.

8.7.3 Operating of 8-bit PWM

The following explains PWM operation.

First, set the bit 0 of PWM mode register 1 (address 020816) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied.

PWM0–PWM5 are also used as pins P00–P05. Set the corresponding bits of the port P0 direction register to "1" (output mode). And select each output polarity by bit 3 of PWM mode register 1 (address 020816). Then, set bits 5 to 0 of PWM mode register 2 (address 020916) to "1" (PWM output).

The PWM waveform is output from the PWM output pins by setting these registers.

Figure 17 shows the 8-bit PWM timing. One cycle (T) is composed of 256 (2^8) segments. The 8 kinds of pulses relative to the weight of each bit (bits 0 to 7), are output inside the circuit during 1 cycle. Refer to Figure 17 (a). The 8-bit PWM outputs waveform which is the logical sum (OR) of pulses corresponding to the contents of bits 0 to 7 of the 8-bit PWM register. Several examples are shown in Figure 17 (b). 256 kinds of output (HIGH area: 0/256 to 255/256) are selected by changing the contents of the PWM register. A length of entirely HIGH cannot be output, i.e. 256/256.

8.7.4 Output after Reset

At reset, the output of ports P00–P05 is in the high-impedance state, and the contents of the PWM register and the PWM circuit are undefined. Note that after reset, the PWM output is undefined until setting the PWM register.







Fig. 8.7.1 PWM Block Diagram





RENESAS




Fig. 8.7.3 PWM Mode Register 1

PWM Mode Register 2						
b7 b6 b5 b4 b3 b2 b1 b0 0 0	P١	WM mode register 2 (PM	2) [Address 0209 16]			
	В	Name	Functions	After reset	R	W
	0	P00/PWM0 output selection bit (PM20)	0 : P0o output 1 : PWM0 output	0	R	W
	1	P01/PWM1 output selection bit (PM21)	0 : P01 output 1 : PWM1 output	0	R	w
	2	P02/PWM2 output selection bit (PM22)	0 : P02 output 1 : PWM2 output	0	R	W
	3	P03/PWM3 output selection bit (PM23)	0 : P03 output 1 : PWM3 output	0	R	W
	4	P04/PWM4 output selection bit (PM24)	0 : P04 output 1 : PWM4 output	0	R	W
	5	P05/PWM5 output selection bit (PW25)	0: P05 output 1: PWM5 output	0	R	W
	6, 7	Fix these bits to "0."		0	R	W

Fig. 8.7.4 PWM Mode Register 2



8.8 A-D COMPARATOR

A-D comparator consists of 6-bit D-A converter and comparator. A-D comparator block diagram is shown in Figure 8.8.1.

The reference voltage "Vref" for D-A conversion is set by bits 0 to 5 of A-D control register 2 (address $00ED_{16}$).

The comparison result of the analog input voltage and the reference voltage "Vref" is stored in bit 4 of A-D control register 1 (address 00EC16).

For A-D comparison, set "0" to corresponding bits of the direction register to use ports as analog input pins. Write the data for select of analog input pins to bits 0 to 2 of A-D control register 1 and write the digital value corresponding to V_{ref} to be compared to the bits 0 to 5 of A-D control register 2. The voltage comparison starts by writing to A-D control register 2, and it is completed after 16 machine cycles (NOP instruction \times 8).





Fig. 8.8.1 A-D Comparator Block Diagram










Fig. 8.8.3 A-D Control Register 2



8.9 ROM CORRECTION FUNCTION

This can correct program data in ROM. Up to 2 addresses can be corrected, a program for correction is stored in the ROM correction vector in RAM as the top address. The ROM correction vectors are 2 vectors.

- Vector 1 : address 030016
- Vector 2 : address 032016

Set the address of the ROM data to be corrected into the ROM correction address register. When the value of the counter matches the ROM data address in the ROM correction vector as the top address, the main program branches to the correction program stored in the ROM memory for correction. To return from the correction program to the main program, the op code and operand of the JMP instruction (total of 3 bytes) are necessary at the end of the correction program. The ROM correction function is controlled by the ROM correction enable register.

Notes 1: Specify the first address (op code address) of each instruction as the ROM correction address.

2: Use the JMP instruction (total of 3 bytes) to return from the correction program to the main program.

3: Do not set the same ROM correction address to vectors 1 and 2.




Fig. 8.9.2 ROM Correction Enable Register

ROM correction address 1 (high-order)020A16ROM correction address 1 (low-order)020B16ROM correction address 2 (high-order)020C16ROM correction address 2 (low-order)020D16

Fig. 8.9.1 ROM Correction Address Registers



8.10 DATA SLICER

This microcomputer includes the data slicer function for the closed caption decoder (referred to as the CCD). This function takes out the caption data superimposed in the vertical blanking interval of a composite video signal. A composite video signal which makes the sync chip's polarity negative is input to the CVIN pin.

When the data slicer function is not used, the data slicer circuit and the timing signal generating circuit can be cut off by setting bit 0 of the data slicer control register 1 (address 00E016) to "0." These settings can realize the low-power dissipation.




Fig. 8.10.1 Data Slicer Block Diagram



8.10.1 Notes When not Using Data Slicer

When bit 0 of data slicer control register 1 (address 00E016) is "0," terminate the pins as shown in Figure 8.10.2.




Fig. 8.10.2 Termination of Data Slicer Input/Output Pins when Data Slicer Circuit and Timing Generating Circuit Is in OFF State

When both bits 0 and 2 of data slicer control register 1 (address 00E016) are "1," terminate the pins as shown in Figure 8.10.3.




Fig. 8.10.3 Termination of Data Slicer Input/Output Pins when Timing Signal Generating Circuit Is in ON State



Figures 8.10.4 and 8.10.5 the data slicer control registers.




Fig. 8.10.4 Data Slicer Control Register 1




Fig. 8.10.5 Data Slicer Control Register 2



8.10.2 Clamping Circuit and Low-pass Filter

The clamp circuit clamps the sync chip part of the composite video signal input from the CVIN pin. The low-pass filter attenuates the noise of clamped composite video signal. The CVIN pin to which composite video signal is input requires a capacitor (0.1 μ F) coupling outside. Pull down the CVIN pin with a resistor of hundreds of kiloohms to 1 M Ω . In addition, we recommend to install externally a simple low-pass filter using a resistor and a capacitor at the CVIN pin (refer to Figure 8.10.1).

8.10.3 Sync Slice Circuit

This circuit takes out a composite sync signal from the output signal of the low-pass filter.

8.10.4 Synchronous Signal Separation Circuit

This circuit separates a horizontal synchronous signal and a vertical synchronous signal from the composite sync signal taken out in the sync slice circuit.

(1)Horizontal Synchronous Signal (Hsep)

A one-shot horizontal synchronizing signal Hsep is generated at the falling edge of the composite sync signal.

(2)Vertical Synchronous Signal (Vsep)

As a V_{Sep} signal generating method, it is possible to select one of the following 2 methods by using bit 4 of the data slicer control register 2 (address 00E116).

- •Method 1 The LOW level width of the composite sync signal is measured. If this width exceeds a certain time, a Vsep signal is generated in synchronization with the rising of the timing signal immediately after this LOW level.
- •Method 2 The LOW level width of the composite sync signal is measured. If this width exceeds a certain time, it is detected whether a falling of the composite sync signal exits or not in the LOW level period of the timing signal immediately after this LOW level. If a falling exists, a V_{sep} signal is generated in synchronization with the rising of the timing signal (refer to Figure 8.10.6).

Figure 8.10.6 shows a V_{sep} generating timing. The timing signal shown in the figure is generated from the reference clock which the timing generating circuit outputs.

Reading bit 5 of data slicer control register 2 permits determinating the shape of the V-pulse portion of the composite sync signal. As shown in Figure 8.10.7, when the A level matches the B level, this bit is "0." In the case of a mismatch, the bit is "1."




Fig. 8.10.6 Vsep Generating Timing (method 2)



8.10.5 Timing Signal Generating Circuit

This circuit generates a reference clock which is 832 times as large as the horizontal synchronous signal frequency. It also generates various timing signals on the basis of the reference clock, horizontal synchronous signal and vertical synchronizing signal. The circuit operates by setting bit 0 of data slicer control register 1 (address 00E016) to "1."

The reference clock can be used as a display clock for OSD function in addition to the data slicer. The HSYNC signal can be used as a count source instead of the composite sync signal. However, when the HSYNC signal is selected, the data slicer cannot be used. A count source of the reference clock can be selected by bit 2 of data slicer control register 1 (address 00E016).

For the pins HLF, connect a resistor and a capacitor as shown in Figure 8.10.1. Make the length of wiring which is connected to these pins as short as possible so that a leakage current may not be generated.

Note: It takes a few tens of milliseconds until the reference clock becomes stable after the data slicer and the timing signal generating circuit are started. In this period, various timing signals, Hsep signals and Vsep signals become unstable. For this reason, take stabilization time into consideration when programming.




Fig. 8.10.7 Determination of V-pulse Waveform



8.10.6 Data Slice Line Specification Circuit (1) Specification of data slice line

This circuit decides a line on which caption data is superimposed. The line 21 (fixed), 1 appropriate line for a period of 1 field (total 2 line for a period of 1 field), and both fields (F1 and F2) are sliced their data. The caption position register (address 00E616) is used for each setting (refer to Table 8.10.1).

The counter is reset at the falling edge of V_{sep} and is incremented by 1 every H_{sep} pulse. When the counter value matched the value specified by bits 4 to 0 of the caption position register, this H_{sep} is sliced.

The values of "0016" to "1F16" can be set in the caption position register (at setting only 1 appropriate line). Figure 8.10.8 shows the signals in the vertical blanking interval. Figure 8.10.9 shows the structure of the caption position register.

(2) Specification of line to set slice voltage

The reference voltage for slicing (slice voltage) is generated for the clock run-in pulse in the particular line (refer to Table 8.10.1). The field to generate slice voltage is specified by bit 1 of data slicer control register 1. The line to generate slice voltage 1 field is specified by bits 6, 7 of the caption position register (refer to Table 8.10.1).

(3) Field determination

The field determination flag can be read out by bit 3 of data slicer control register 2. This flag charge at the falling edge of $V_{\text{sep.}}$




Fig. 8.10.8 Signals in Vertical Blanking Interval






Fig. 8.10.9 Caption Position Register

Table 8.10.1 Specification of Data Slice Line

CI	PS	Field and Line to Be Sliced Data	Field and Line to Generate Slice Voltage
b7	b6	- Field and Line to be Sliced Data	Field and Line to Generate Slice Voltage
0	0	 Both fields of F1 and F2 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2) 	 Field specified by bit 1 of DSC1 Line 21 (total 1 line)
0	1	 Both fields of F1 and F2 A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3) 	 Field specified by bit 1 of DSC1 A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3)
1	0	Both fields of F1 and F2 Line 21 (total 1 line)	 Field specified by bit 1 of DSC1 Line 21 (total 1 line)
1	1	 Both fields of F1 and F2 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2) 	 Field specified by bit 1 of DSC1 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)

Notes 1: DSC1 is data slicer control register 1.

CPS is caption position register.

2: Set "0016" to "1016" to bits 4 to 0 of CPS.

3: Set "0016" to "1F16" to bits 4 to 0 of CPS.



8.10.7 Reference Voltage Generating Circuit and Comparator

The composite video signal clamped by the clamping circuit is input to the reference voltage generating circuit and the comparator.

(1) Reference voltage generating circuit

This circuit generates a reference voltage (slice voltage) by using the amplitude of the clock run-in pulse in line specified by the data slice line specification circuit. Connect a capacitor between the VHOLD pin and the VSS pin, and make the length of wiring as short as possible so that a leakage current may not be generated.

(2) Comparator

The comparator compares the voltage of the composite video signal with the voltage (reference voltage) generated in the reference voltage generating circuit, and converts the composite video signal into a digital value.

8.10.8 Start Bit Detecting Circuit

This circuit detects a start bit at line decided in the data slice line specification circuit.

- The detection of a start bit is described below.
- ① A sampling clock is generated by dividing the reference clock output by the timing signal.
- 2 A clock run-in pulse is detected by the sampling clock.
- ③ After detection of the pulse, a start bit pattern is detected from the comparator output.

8.10.9 Clock Run-in Determination Circuit

This circuit determinates clock run-in by counting the number of pulses in a window of the composite video signal.

The reference clock count value in one pulse cycle is stored in bits 3 to 7 of the clock run-in detect register (address 00E416). Read out these bits after the occurrence of a data slicer interrupt (refer to "8.10.12 Interrupt Request Generating Circuit").

Figure 8.10.10 shows the structure of clock run-in detect register.




Fig. 8.10.10 Clock Run-in Detect Register



8.10.10 Data Clock Generating Circuit

This circuit generates a data clock synchronized with the start bit detected in the start bit detecting circuit. The data clock stores caption data to the 16-bit shift register. When the 16-bit data has been stored and the clock run-in determination circuit determines clock run-in, the caption data latch completion flag is set. This flag is reset at a falling of the vertical synchronous signal (V_{Sep}).




Fig. 8.10.11 Data Clock Position Register



8.10.11 16-bit Shift Register

The caption data converted into a digital value by the comparator is stored into the 16-bit shift register in synchronization with the data clock. The contents of the high-order 8 bits of the stored caption data can be obtained by reading out data register 2 (address 00E316) and data register 4 (address 00CF16). The contents of the low-order 8 bits can be obtained by reading out data register 1 (address 00E216) and data register 3 (address 00CE16), respectively. These registers are reset to "0" at a falling of Vsep. Read out data registers 1 and 2 after the occurrence of a data slicer interrupt (refer to "8.10.12 Interrupt Request Generating Circuit").

8.10.12 Interrupt Request Generating Circuit

The interrupt requests as shown in Table 8.10.3 are generated by combination of the following bits; bits 6 and 7 of the caption position register (address 00E616). Read out the contents of data registers 1 to 4 and the contents of bits 3 to 7 of the clock run-in detect register after the occurrence of a data slicer interrupt request.

Table 8.10.2 Contents of Caption Data Latch Completion Flag and 16-bit Shift Register

Slice Line Spe	ecification Mode	Contents of Caption Dat	a Latch Completion Flag	Contents of 16-	bit Shift Register
C	PS	Completion Flag 1	Completion Flag 2	Caption Data	Caption Data
bit 7	bit 6	(bit 0 of DSC2)	(bit 5 of CPS)	Registers 1, 2	Registers 3, 4
0	0	Line 21	A line specified by bits 4 to 0 of CPS	16-bit data of line 21	16-bit data of a line specified by bits 4 to 0 of CPS
0	1	A line specified by bits 4 to 0 of CPS	Invalid	16-bit data of a line specified by bits 4 to 0 of CPS	Invalid
1	0	Line 21	Invalid	16-bit data of line 21	Invalid
1	1	Line 21	A line specified by bits 4 to 0 of CPS	16-bit data of line 21	16-bit data of a line specified by bits 4 to 0 of CPS

CPS: Caption position register

DSC2: Data slicer control register 2

Table 8.10.3 Occurence Sources of Interrupt Request

Caption pos	ition register	Occurence Souces of Interrupt Request at End of Data Slice Line
b7	b6	Occurence Souces of Interrupt Request at End of Data Silce Line
0	0	After slicing line 21
0	1	After a line specified by bits 4 to 0 of CPS
1	0	After slicing line 21
I	1	After slicing line 21



8.10.13 Synchronous Signal Counter

The synchronous signal counter counts the composite sync signal taken out from a video signal in the data slicer circuit or the vertical synchronous signal V_{sep} as a count source.

The count value in a certain time (T time) generated by $f(XIN)/2^{13}$ or $f(XIN)/2^{13}$ is stored into the 5-bit latch. Accordingly, the latch value changes in the cycle of T time. When the count value exceeds "1F16," "1F16" is stored into the latch.

The latch value can be obtained by reading out the sync pulse counter register (address 00E916). A count source is selected by bit 5 of the sync pulse counter register.

The synchronous signal counter is used when bit 0 of PWM mode register 1 (address 020816).

Figure 8.10.12 shows the structure of the sync pulse counter and Figure 8.10.13 shows the synchronous signal counter block diagram.




Fig. 8.10.12 Sync Pulse Counter Register




Fig. 8.10.13 Synchronous Signal Counter Block Diagram



8.11 OSD FUNCTIONS

Table 8.11.1 outlines the OSD functions. This microcomputer incorporates an OSD circuit of 32 characters X 2 lines. And also, there are 2 display modes and they are selected by a block unit. The display modes are selected by bits 0 and 1 of block control register i (i = 1 and 2).

The features of each mode are described below.

Table 8.11.1 Features of Each Display Mode

		Display	/ mode
	Parameter	CC mode (Closed caption mode)	OSD mode (Border OFF) (On-screen display mode)
Number	of display characters	32 characte	ers X 2 lines
Dot struc	cture	16 X 26 dots (Character display area : 16 X 20 dots)	16 X 20 dots
Kinds of	characters	254	kinds
Kinds of	character sizes	1 kinds	8 kinds
	Pre-divide ratio (See note)	X 2 (fixed)	X 2, X 3
	Dot size	1Tc X 1/2H	1Tc X 1/2H, 1Tc X 1H, 2Tc X 2H, 3Tc X 3H
Attribute		Smooth italic, under line, flash	Border (black)
Characte	er font coloring	1 screen : 8 kinds	(per character unit)
Characte	er background coloring		1 screen : 8 kinds (per character unit)
OSD out	put	R,	G, B
Raster co	oloring	Possible (per	character unit)
Function		Auto solid space function	
		Window function	
Display p	position	Horizontal: 128 level	s, Vertical: 512 levels
Display e	expansion (multiline display)	Pos	sible

Notes 1: The divide ratio of the frequency divider (the pre-divide circuit) is referred as "pre-divide ratio" hereafter.

2: The character size is specified with dot size and pre-divide ratio (refer to 8.11.2 Dot Size).



The OSD circuit has an extended display mode. This mode allows multiple lines (3 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.

Figure 8.11.1 shows the configuration of OSD character. Figure 8.11.2 shows the block diagram of the OSD circuit. Figure 8.11.3 shows the OSD control register. Figure 8.11.4 shows the block control register i.




Fig. 8.11.1 Configuration of OSD Character Display Area






Fig. 8.11.2 Block Diagram of OSD Circuit






Fig. 8.11.3 OSD Control Register






Fig. 8.11.4 Block Control Register i



8.11.1 Display Position

The display positions of characters are specified in units called a "block." There are 2 blocks, blocks 1 and 2. Up to 32 characters can be displayed in each block (refer to "8.11.5 Memory for OSD").

The display position of each block can be set in both horizontal and vertical directions by software.

The display start position in the horizontal direction can be selected for all blocks in common from 128-step display positions in units of 4Tosc (Tosc = OSD oscillation cycle).

The display start position in the vertical direction for each block can be selected from 512-step display positions in units of 1 TH (TH = HSYNC cycle).

Blocks are displayed in conformance with the following rules:

- When the display position of block 1 is overlapped with that of block 2 (Figure 8.11.5 (b)), the block 1 is displayed on the front.
- When another block display position appears while one block is displayed (Figure 8.11.5 (c)), the block with a larger set value as the vertical display start position is displayed.




Fig. 8.11.5 Display Position



The vertical display start position is determined by counting the horizontal sync signal (HSYNC). At this time, when VSYNC and HSYNC are positive polarity (negative polarity), it starts to count the rising edge (falling edge) of HSYNC signal from after fixed cycle of rising edge (falling edge) of VSYNC signal. So interval from rising edge (falling edge) of VSYNC signal to rising edge (falling edge) of HSYNC signal needs enough time (2 machine cycles or more) for avoiding jitter. The polarity of HSYNC and VSYNC signals can select with the I/O polarity control register (address 00D816).




Fig. 8.11.6 Supplement Explanation for Display Position



The vertical display start position for each block can be set in 512 steps (where each step is 1TH (TH: HSYNC cycle)) as values "0016" to "FF16" in vertical position register i (i = 1 and 2) (addresses 00D416 and 00D516) and values "0" or "1" in bit 6 of block control register i (i = 1 and 2) (addresses 00D216 and 00D316). The vertical position registers is shown in Figure 8.11.7.




Fig. 8.11.7 Vertical Position Register i (i = 1 and 2)



The horizontal display start position is common to all blocks, and can be set in 128 steps (where 1 step is 4Tosc, Tosc being the OSD oscillation cycle) as values "0016" to "FF16" in bits 0 to 6 of the horizontal position register (address 00D116). The horizontal position register is shown in Figure 8.11.8.




Fig. 8.11.8 Horizontal Position Register

- Notes 1 : 1Tc (Tc : OSD clock cycle divided in pre-divide circuit) gap occurs between the horizontal display start position set by the horizontal position register and the most left dot of the 1st block. Accordingly, when 2 blocks have different pre-divide ratios, their horizontal display start position will not match.
 - 2 : The horizontal start position is based on the OSD clock source cycle selected for each block. Accordingly, when 2 blocks have different OSD clock source cycles, their horizontal display start position will not match.
 - 3 : When setting "0016" to the horizontal position register, it needs approximately 62Tosc (= Tdef) interval from a rising edge (when negative polarity is selected) of HSYNC signal to the horizontal display start position.




Fig. 8.11.9 Notes on Horizontal Display Start Position



8.11.2 Dot Size

The dot size can be selected by a block unit. The dot size in vertical direction is determined by dividing HSYNC in the vertical dot size control circuit. The dot size in horizontal is determined by dividing the following clock in the horizontal dot size control circuit : the clock gained by dividing the OSD clock source (data slicer clock, OSC1) in the pre-divide circuit. The clock cycle divided in the pre-divide circuit is defined as 1Tc.

The dot size of each block is specified by bits 2 to 4 of the block control register i.

Refer to Figure 8.11.4 (the structure of the block control register). The block diagram of dot size control circuit is shown in Figure 8.11.10.




Fig. 8.11.10 Block Diagram of Dot Size Control Circuit




Fig. 8.11.11 Definition of Dot Sizes



8.11.3 Clock for OSD

As a clock for display to be used for OSD, it is possible to select one of the following 3 types.

- Data slicer clock output from the data slicer (approximately 26 MHz)
- OSC1 clock supplied from the pins OSC1 and OSC2
- Clock from the ceramic resonator or the LC oscillator from the pins
 OSC1 and OSC2

This OSD clock for each block can be selected by the following bits : bit 7 of the raster color register (address 00D916), bits 3 to 6 of the clock source control register (addresses 00D016). A variety of character sizes can be obtained by combining dot sizes with OSD clocks. When not using the pins OSC1 and OSC2 for the OSD clock I/O pins, the pins can be used as sub-clock I/O pins or port P2.

	<u> </u>		,	
Fur Register	•		Sub-clock I/O Pin	I/O Port
b7 of raster color	o7 of raster color		0	1
register		-	-	
OSD control	b6	1	0	1
register	b5	0	0	0

Table 8.11.2 Setting for P26/OSC1/XCIN, P27/OSC2/XCOUT




Fig. 8.11.12 Block Diagram of OSD Selection Circuit

8.11.4 Field Determination Display

To display the block with vertical dot size of 1/2H, whether an even field or an odd field is determined through differences in a synchronizing signal waveform of interlacing system. The dot line 0 or 1 (refer to Figure 8.11.14) corresponding to the field is displayed alternately.

In the following, the field determination standard for the case where both the horizontal sync signal and the vertical sync signal are negative-polarity inputs will be explained. A field determination is determined by detecting the time from a falling edge of the horizontal sync signal until a falling edge of the VSYNC control signal (refer to Figure 8.11.6) in the microcomputer and then comparing this time with the time of the previous field. When the time is longer than the comparing time, it is regarded as even field. When the time is shorter, it is regarded as odd field

The contents of this field can be read out by the field determination flag (bit 6 of the I/O polarity control register at address 00D816). A dot line is specified by bit 5 of the I/O polarity control register (refer to Figure 8.11.14).

However, the field determination flag read out from the CPU is fixed to "0" at even field or "1" at odd field, regardless of bit 5.





Fig. 8.11.13 I/O Polarity Control Register





Note : The field determination flag changes at a rising edge of the V sync control signal (negative-polarity input) in the microcomputer.

Fig. 8.11.14 Relation between Field Determination Flag and Display Font

RENESAS

8.11.5 Memory for OSD

There are 2 types of memory for OSD : OSD ROM used to store character dot data and OSD RAM used to specify the characters and colors to be displayed.

<M3727GM6/M8-XXXSP/FP, M37272E8SP/FP>

OSD ROM : addresses 140016 to 3BFF16 OSD RAM : addresses 080016 to 087F16

(1) OSD ROM (addresses 140016 to 3BFF16)

The dot pattern data for OSD characters is stored in OSD ROM. To specify the kinds of the character font, it is necessary to write the character code into the OSD RAM.

Data of the character font is specified shown in Figure 8.11.15.

OSD ROM address bit	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Line number/character code/font bit	1	0	0		Lin	e num	ber				C h	aracte	r code				Font bit
Charac Font bit		= 0) : Left I : Righ numbe 0A 0B 0C 0D 0E 0F 10	area ht area		ft	8016		Right area		Dat: OSI 00000 7FF 7FF 6010 6000 6000 6000	D M D16 016 816 C16 C16 C16 C16 C16					
			12 13 14								6010 7FF	816					
			15								630	D 16					
			16 17								6380 61C						
			18								60E						
			19								607						
			1A 1B								603						
			10								600						
			1D								0000						
							aract										



Notes 1 : The 80-byte addresses corresponding to the character code "7F16" and "8016" in OSD ROM are the test data storing area. Set data to the area as follows.

<Test data storing area>

 M37272M6/M8-XXXSP/FP, M37272E8SP/FP
 addresses 100016 + (4 + 2n) X 10016 + FE16 to 100016 + (5 + 2n) X 10016 + 0116
 (n = 0 to 19)

(1)Mask version (M3727GM6/M8-XXXSP/FP)

Set "FF16" to the area (We stores the test data to this area and the different data from "FF16" is stored for the actual products.) When using our font editor, the test data is written automatically.

(2)EPROM version (M37272E8SP/FP)

Set the test data to the area. When using our font editor, the test data is written automatically.

■M37272E8SP/FP

<"8016"> address (test data)
150016 (9016), 150116 (A116)
170016 (0016), 170116 (A216)
190016 (4816), 190116 (A316)
1B0016 (0016), 1B0116 (A416)
1D0016 (2416), 1D0116 (A516)
1F0016 (0016), 1F0116 (A616)
210016 (1216), 210116 (A716)
230016 (0016), 230116 (A816)
250016 (0916), 250116 (A916)
270016 (0016), 270116 (AA16)
290016 (8116), 290116 (AB16)
2B0016 (1816), 2B0116 (AC16)
2D0016 (0016), 2D0116 (AD16)
2F0016 (4216), 2F0116 (AE16)
310016 (2416), 310116 (AF16)
330016 (0016), 330116 (B016)
350016 (8116), 350116 (B116)
370016 (0C16), 370116 (B216)
390016 (0616), 390116 (B316)
3B0016 (0016), 3B0116 (B416)

 ${\bf 2}$: The character code "0916" is used for "transparent space" when displaying Closed Caption.

Therefore, set "0016" to the 40-byte addresses corresponding to the character code "0916."

```
<Transparent space font data storing area>

M3727GM6/M8-XXXSP/FP, M37272E8SP/FP

addresses 100016 + (4 + 2n) X 10016 + 1216 to

100016 + (4 + 2n) X 10016 + 1316

(n = 0 to 19)

addresses 141216 and 141316

addresses 161216 and 161316

:

addresses 381216 and 381316

addresses 3A1216 and 3A1316
```



(2) OSD RAM

The RAM for OSD is allocated at addresses 080016 to 087F16, and is divided into a display character code specification part, color code 1 specification part, and color code 2 specification part for each block. Table 8.11.3 shows the contents of the OSD RAM.

For example, to display 1 character position (the left edge) in block 1, write the character code in address 080016, write the color code 1 at 082016.

The structure of the OSD RAM is shown in Figure 8.11.16.

Table 8.11.3 Contents of OSD RAM

Block	Display Position (from left)	Character Code Specification	Color Code Specification
	1st character	080016	082016
	2nd character	080116	082116
	3rd character	080216	082216
Block 1	:	:	:
	30th character	081D16	083D16
	31st character	081E16	083E16
	32nd character	081F16	083F16
	1st character	084016	086016
	2nd character	084116	086116
	3rd character	084216	086216
Block 2	:	:	:
2.000.12	30th character	085D16	087D16
	31st character	085E16	087E16
	32nd character	085F16	087F16



	b7					b0	b7			-	-			b0	
	RA6	RA5 R	A4 RA	B RA2	RA1	RA0	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	
	(See note 1)														
			Color c	ode 1					Chara	acter c	ode (S	see no	te 3)		
		CC	c mode								OSI	D mod	е		
Bit	Bit name			Fur	nction				Bit na	ame				Function	
RF0															
RF1															
RF2															
RF3	Chanadan a			Chara a				Character code			Character code in				
RF4	Character co	ode		Charact	er coa D ROM						OSD ROM				
RF5				051	ROM										
RF6															
RF7															
RA0	Control o	f	0: Cc	lor signa	al outp	ut OFF		Control of				0: Color signal output OFF			
	character col	or R	1: Co	lor signa	al outp	ut ON		character color R				1: Color signal output ON			
RA1	Control o	f						Control of				_			
	character col	or G						character color G							
RA2	Control o	f						Control of							
	character col	or B						cha	aracter	color	В				
RA3	OUT1/OUT2 c	ontrol		(See	note 2	2)		OUT	1/001	2 con	trol		(S	see note 2)	
RA4	Flash contr	ol	0: Fla	Flash OFF Control of 0: Co		Control of		olor si	gnal output	OFF					
			1: Fla	sh ON				back	groun	d colo	r R	1: C	olor si	gnal output	ON
RA5	Underline co	ntrol	0: Ur	derline (OFF			Control of							
			1: Ur	derline (NC			back	groun	d colo	G				
RA6	Italic contr	ol	0: Ita	ic OFF					Contr	ol of					
			1: Ita	1: Italic ON				background color B							

Notes 1: Read value of bits 7 of the color code is "0."

2: For OUT1/OUT2 control, refer to "8.11.8 OUT1/OUT2 signal."

3: "7F16" and "8016" cannot be used as character code.

Fig. 8.11.16 Bit structure of OSD RAM



8.11.6 Character color

The color for each character is displayed by the color code. <7 kinds>

Specified by bits 0 (R), 1 (G), and 2 (B) of the color code

8.11.7 Character background color

The character background color can be displayed in the character display area only in the OSD mode. The character background color for each character is specified by the color code. <7 kinds>

Specified by bits 4 (R), 5 (G), and 6 (B) of the color code

Note : The character background color is displayed in the following part : (character display area)–(character font)–(border). Accordingly, the character background color does not mix with these color signal.



8.11.8 OUT1, OUT2 signals

The OUT1, OUT2 signals are used to control the luminance of the video signal. The output waveform of the OUT1, OUT2 signals is controlled by display mode, bit 5 of the block control register i (refer to Figure 8.11.4) and RA3 of OSD RAM. The setting values for

controlling OUT1, OUT2 and the corresponding output waveform is shown in Figure 8.11.17.

Note : When OUT2 signal is output, set bit 7 of OSD port control register (refer to Figure 8.11.28) to "1."




Fig. 8.11.17 Setting Value for Controlling OUT1, OUT2 and Corresponding Output Waveform

RENESAS

8.11.9 Attribute

The attributes (border, flash, underline, italic) are controlled to the character font. The attributes to be controlled are different depending on each mode.

CC mode Flash, underline, italic (per character unit) OSD mode Border (per character unit)

(1) Under line

The underline is output at the 23th and 24th dots in vertical direction only in the CC mode. The underline is controlled by RA5 of OSD RAM. The color of underline is the same color as that of the character font.

(2) Flash

The character font and the underline are flashed only in the CC mode. The flash is controlled by RA4 of OSD RAM. As for character font part, the character output part is flashed, the character background part is not flashed. The flash cycle bases on the VSYNC count.

• VSYNC cycle X 48 \approx 800 ms (at display ON)

• VSYNC cycle X 16 \approx 267 ms (at display OFF)

(3) Italic

The italic is made by slanting the font stored in OSD ROM to the right only in the CC mode. The italic is controlled by RA6 of OSD RAM.

The display example of the italic and underline is shown in Figure 8.11.8. In this case, "R" is displayed.

- Notes 1: When setting both the italic and the flash, the italic character flashes.
 - 2: The boundary of character color is displayed in italic. However, the boundary of character background color is not affected by the italic (refer to Figure 8.11.19).
 - **3:** The adjacent character (one side or both side) to an italic character is displayed in italic even when the character is not specified to display in italic (refer to Figure 8.11.19).






Fig. 8.11.18 Example of Attribute Display (in CC Mode)






Fig. 8.11.19 Example of Italic Display



(4) Border

The border is output around of character font (all bordered) in the OSD mode. The border ON/OFF is controlled by bit 0 and 1 of the block control register i (refer to Figure 8.11.4).

The OUT1 signal is used for border output.

The horizontal size (x) of border is 1Tc (OSD clock cycle divided in pre-divide circuit) regardless of the character font dot size. The vertical size (y) different depending on the screen scan mode and the vertical dot size of character font.

Notes 1 : The border dot area is the shaded area as shown in Figure 8.11.20. 2 : When the border dot overlaps on the next character font, the charac-

Figure 8.11.22).

ter font has priority (refer to Figure 8.11.22 A). When the border dot overlaps on the next character back ground, the

border has priority (refer to Figure 8.11.22 B). 3 : The border in vertical out of character area is not displayed (refer to




Fig. 8.11.20 Example of Border Display




Fig. 8.11.21 Horizontal and Vertical Size of Border






Fig. 8.11.22 Border Priority



8.11.10 Multiline Display

This microcomputer can ordinarily display 2 lines on the CRT screen by displaying 2 blocks at different vertical positions. In addition, it can display up to 16 lines by using OSD interrupts.

An OSD interrupt request occurs at the point at which display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block.

- Notes 1: An OSD interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to off display by the display control bit of the block control register (addresses 00D216, 00D316), an OSD interrupt request does not occur (refer to Figure 8.11.23 (A)).
 - 2: When another block display appeares while one block is displayed, an OSD interrupt request occurs only once at the end of the another block display (refer to Figure 8.11.23 (B)).
 - 3: On the screen setting window, an OSD interrupt occurs even at the end of the CC mode block (off display) out of window (refer to Figure 8.11.23 (C)).




Fig. 8.11.23 Note on Occurence of OSD Interrupt



8.11.11 Automatic Solid Space Function

This function generates automatically the solid space (OUT1 or OUT2 blank output) of the character area in the CC mode.

- The solid space is output in the following area :
- Any character area except character code "0916 "

• Character area on the left and right sides of the above character This function is turned on and off by bit 1 of the OSD control register (refer to Figure 8.11.3). Notes : The character code "0916" is used for "transparent space" when displaying Closed Caption. Therefore, set "0016" to the 40-byte addresses corresponding to the

character code "0916."

```
<Transparent space font data storing area>

M3727GM6/M8-XXXSP/FP, M37272E8SP/FP

addresses 100016 + (4 + 2n) X 10016 + 1216 to

100016 + (4 + 2n) X 10016 + 1316
```

(n = 0 to 19)

addresses 141216 and 141316 addresses 161216 and 161316

addresses 381216 and 381316 addresses 3A1216 and 3A1316




Fig. 8.11.24 Display Screen Example of Automatic Solid Space



8.11.12 Window Function

This function sets the top and bottom boundary of display limit on a screen. The window function is valid only in the CC mode. The top boundary is set by the window registers 1 and bit 7 of block control register 1. The bottom boundary is set by window registers 1 and bit 7 of block control register 2. This function is turned on and off by bit 2 of the OSD control register (refer to Figure 8.11.3).

The window registers 1 and 2 is shown in Figures 8.11.26 and 8.11.27.




Fig. 8.11.25 Example of Window Function



Window Register 1




Fig. 8.11.26 Window Register 1




Fig. 8.11.27 Window Register 2



8.11.13 OSD Output Pin Control

The OSD output pins R, G, B and OUT1 can also function as ports P52–P55. Set corresponding bit of the OSD port control register (address 00CB16) to "0" to specify these pins as OSD output pins, or set it to "1" to specify it as a general-purpose port P5.

The OUT2 can also function as port P10. Set bit 0 of the port P1 direction register (address 00C316) to "1" (output mode). After that, set bit 7 of the OSD port control register to "1" to specify the pin as OSD output pin, or set it to "0" to specify as port P10.

The input polarity of the HSYNC, VSYNC and output polarity of signals R, G, B, OUT1 and OUT2 can be specified with the I/O polarity control register (address 00D8) . Set a bit to "0" to specify positive polarity; set it to "1" to specify negative polarity (refer to Figure 8.11.13). The structure of the OSD port control register is shown in Figure 8.11.28.




Fig. 8.11.28 OSD Port Control Register



8.11.14 Raster Coloring Function

An entire screen (raster) can be colored by setting the bits 4 to 0 of the raster color register. Since each of the R, G, B, OUT1, and OUT2 pins can be switched to raster coloring output, 8 raster colors can be obtained.

When the character color/the character background color overlaps with the raster color, the color (R, G, B, OUT1, OUT2), specified for the character color/the character background color, takes priority of the raster color. This ensures that character color/character background color is not mixed with the raster color.

The raster color register is shown in Figure 8.11.29, the example of raster coloring is shown in Figure 8.11.30.

Raster Color Regist	ter					
b7 b6 b5 b4 b3 b2 b1 b0	Ra	aster color register (RC) [Address 00D9 16]			
	В	Name	Functions	After reset	R	W
	0	Raster color R control bit (RC0)	0 : No output 1 : Output	0	R	W
·	1	Raster color G control bit (RC1)	0 : No output 1 : Output	0	R	W
	2	Raster color B control bit (RC2)	0 : No output 1 : Output	0	R	
	3	Raster color OUT1 control bit (RC3)	0 : No output 1 : Output	0	R	w
	4	Raster color OUT2 control bit (RC4)	0 : No output 1 : Output	0	R	W
	5, 6	Fix these bits to "0."		0	R	w
	7	Port function selection bit (RC7)	0 : OSC1/Xcin, OSC2/Xcout 1 : P26, P27	0	R	W
	Not		urce or 32 kHz oscillating on the oscillating on the OSD control reg		•	

Fig. 8.11.29 Raster Color Register






Fig. 8.11.30 Example of Raster Coloring



8.12 SOFTWARE RUNAWAY DETECT FUNCTION

This microcomputer has a function to decode undefined instructions to detect a software runaway.

When an undefined op-code is input to the CPU as an instruction code during operation, the following processing is done.

- ① The CPU generates an undefined instruction decoding signal.
- ② The device is internally reset because of occurrence of the undefined instruction decoding signal.
- ③ As a result of internal reset, the same reset processing as in the case of ordinary reset operation is done, and the program restarts from the reset vector.

Note, however, that the software runaway detecting function cannot be invalid.




Fig.8.12.1 Sequence at Detecting Software Runaway Detection



8.13. RESET CIRCUIT

When the oscillation of a quartz-crystal oscillator or a ceramic resonator is stable and the power source voltage is 5 V \pm 10 %, hold the \overline{RESET} pin at LOW for 2 μs or more, then return is to HIGH. Then, as shown in Figure 8.13.2, reset is released and the program starts form the address formed by using the content of address FFFF16 as the high-order address and the content of the address FFFE16 as the low-order address. The internal state of microcomputer at reset are shown in Figures 8.2.3 to 8.2.6.

An example of the reset circuit is shown in Figure 8.13.1.

The reset input voltage must be kept 0.9 V or less until the power source voltage surpasses 4.5 V.




Fig.8.13.1 Example of Reset Circuit




Fig.8.13.2 Reset Sequence



8.14 CLOCK GENERATING CIRCUIT

This microcomputer has 2 built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT. When using XCIN-XCOUT as sub-clock, clear bits 5 and 6 of the OSD control register to "0." To supply a clock signal externally, input it to the XIN (XCIN) pin and make the XOUT (XCOUT) pin open. When not using XCIN clock, connect the XCIN to VSS and make the XCOUT pin open.

After reset has completed, the internal clock ϕ is half the frequency of XIN. Immediately after poweron, both the XIN and XCIN clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register to "1."

8.14.1 OSCILLATION CONTROL (1) Stop Mode

The built-in clock generating circuit is shown in Figure 120. When the

STP instruction is executed, the internal clock ϕ stops at HIGH. At the same time, timers 3 and 4 are connected by hardware and "FF16" is set in timer 3 and "0716" is set in timer 4. Select f(XIN)/16 or f(XCIN)/16 as the timer 3 count source (set both bit 0 of the timer mode register 2 and bit 6 at address 00C716 to "0" before the execution of the STP instruction). Moreover, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction. The oscillator restarts when external interrupt is accepted. However, the internal clock ϕ keeps its HIGH level until timer 4 overflows, allowing time for oscillator is used.

(2) Wait Mode

When the WIT instruction is executed, the internal clock ϕ stops in the HIGH level but the oscillator continues running. This wait state is released at reset or when an interrupt is accepted (See note). Since the oscillator does not stop, the next instruction can be executed at once.

Note: In the wait mode, the following interrupts are invalid.

- VSYNC interrupt
- OSD interrupt
- All timer interrupts using external clock input from port pin as count source
- All timer interrupts using f(XIN)/2 or f(XCIN)/2 as count source
- All timer interrupts using f(XIN)/4096 or f(XCIN)/4096 as count source
- f(XIN)/4096 interrupt
- Multi-master I²C-BUS interface interrupt
- Data slicer interrupt
- A-D conversion interrupt

(3) Low-speed Mode

If the internal clock is generated from the sub-clock (XCIN), a low power consumption operation can be realized by stopping only the main clock XIN. To stop the main clock, set bit 6 (CM6) of the CPU mode register (00FB16) to "1." When the main clock XIN is restarted, the program must allow enough time to for oscillation to stabilize. Note that in low-power-consumption mode the XCIN-XCOUT drivability can be reduced, allowing even lower power consumption. To reduce the XCIN-XCOUT drivability, clear bit 5 (CM5) of the CPU mode register (00FB16) to "0." At reset, this bit is set to "1" and strong drivability is selected to help the oscillation to start. When an STP instruction is executed, set this bit to "1" by software before executing.




Fig.8.14.1 Ceramic Resonator Circuit Example




Fig.8.14.2 External Clock Input Circuit Example






Fig.8.14.3 Clock Generating Circuit Block Diagram






Fig.8.14.4 State Transitions of System Clock



8.15 DISPLAY OSCILLATION CIRCUIT

The OSD oscillation circuit has a built-in clock oscillation circuits, so that a clock for OSD can be obtained simply by connecting an LC, a ceramic resonator, or a quartz-crystal oscillator across the pins OSC1 and OSC2. Which of the sub-clock or the OSD oscillation circuit is selected by setting bits 5 and 6 of the OSD control register (address 00D016).




Fig.8.15.1 Display Oscillation Circuit

8.16 AUTO-CLEAR CIRCUIT

When a power source is supplied, the auto-clear function will operate by connecting the following circuit to the $\overline{\text{RESET}}$ pin.




Fig.8.16.1 Auto-clear Circuit Example

8.17 ADDRESSING MODE

The memory access is reinforced with 17 kinds of addressing modes. Refer to SERIES 740 <Software> User's Manual for details.

8.18 MACHINE INSTRUCTIONS

There are 71 machine instructions. Refer to SERIES 740 <Soft- ware> User's Manual for details.

9. PROGRAMMING NOTES

• The divide ratio of the timer is 1/(n+1).

- Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. At least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- After the ADC and SBC instructions are executed (in the decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instruction is executed.
- An NOP instruction is needed immediately after the execution of a PLP instruction.
- In order to avoid noise and latch-up, connect a bypass capacitor (≈ 0.1µF) directly between the Vcc pin–Vss pin, AVcc pin–Vss pin, and the Vcc pin–CNVss pin, using a thick wire.
- M3727GM6/M8-XXXSP and M37272E8SP/FP are compatible, but please attention differences as follows:

Parameter		M37272	E8SP/FP	M3727GM6/M8-XXXSP/FP			
Spec of1 4th pins		A۱	/cc	NC (Non connection)			
Power souce voltage When System operate		Normal	Max.	Normal	Max.		
f(XIN) : 8MFz	OSD : OFF Data slicer : OFF	15 mA	30 mA	10 mA	25 mA		
	OSD : ON Data slicer : ON	30mA	45 mA	25 mA	40 mA		

* Need to apply 5V±10%, because 14th pin of M37272E8SP/FP is AVcc pin.

M3727GM6/M8-XXXSP/FP is the non connection pin, but it is not connect to the inside of IC. You can apply voltage.



Symbol	Parametear	Conditions	Ratings	Unit
Vcc, AVcc	Power source voltage VCC, AVCC		-0.3 to 6	V
VI	Input voltage CNVss		-0.3 to 6	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P30, P31, P50, P51, XIN, RESET, CVIN	All voltages are based on Vss. Output transistors are	-0.3-Vcc + 0.3	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30, P31, P52–P55, XOUT	cut off.	-0.3-Vcc + 0.3	V
Іон	Circuit current P10–P17, P20–P27, P30, P31 P52–P55		0 to 1 (See note 1)	mA
IOL1	Circuit current P00–P07, P10, P15–P17, P20–P23, P26, P27, P52–P55		0 to 2 (See note 2)	mA
IOL2	Circuit current P11–P04		0 to 6 (See note 2)	mA
IOL3	Circuit current P24, P25, P30, P31		0 to 10 (See note 3)	mA
Pd	Power dissipation	Ta = 25 °C	550	mW
Topr	Operating temperature		-10 to 70	°C
Tstg	Storage temperature		-40 to 125	°C

11. RECOMMENDED OPERATING CONDITIONS (Ta = -10 °C to 70 °C, Vcc = 5 V ± 10 %, unless otherwise noted)

Cumbal	Parametear			Unit		
Symbol	Palai	netear	Min.	Тур.	Max.	Unit
Vcc, AVcc	Power source voltage (See note 4)		4.5	5.0	5.5	V
Vss	Power source voltage		0	0	0	V
VIH1	HIGH Input voltage P00–P07, P10– RESET, XIN	P17, P20–P27, P30, P31, P50, P51,	0.8 Vcc		Vcc	V
VIH2	HIGH Input voltage SCL1, SCL2, S	DA1, SDA2 (When using I ² C-BUS)	0.7 Vcc		Vcc	V
VIL1	LOW Input voltage P00-P07, P10-	P17, P20–P27, P30, P31	0		0.4 Vcc	V
VIL2	LOW Input voltage SCL1, SCL2, S	DA1, SDA2 (When using I ² C-BUS)	0		0.3 Vcc	V
VIL3	LOW Input voltage (See note 6) TIM3, II	P50, P51, RESET, XIN, OSC1, TIM2, NT1, INT2, INT3, SIN, SCLK	0		0.2 Vcc	V
Іон	HIGH average output current (See note1)	P10-P17, P20-P27, P30, P31, P52-P55			1	mA
IOL1	LOW average output current (See note 2) P26, P2			2	mA	
IOL2	LOW average output current (See note 2)	P11–P14			6	mA
IOL3	LOW average output current (See note 3)	P24, P25, P30, P31			10	mA
f(XIN)	Oscillation frequency (for CPU operation	on) (See note 5) XIN	7.9	8.0	8.1	MHz
f(XCIN)	Oscillation frequency (for sub-clock op	eration) XCIN	29	32	35	kHz
fosc	Oscillation frequency (for OSD)	OSC1	26.5	27.0	27.0	MHz
fhs1	Input frequency TIM2	2, TIM3, INT1, INT2, INT3			100	kHz
fhs2	Input frequency SCLK				1	MHz
fhs3	Input frequency SCL ²	1, SCL2			400	kHz
fhs4	Input frequency Horiz	contal sync. signal of video signal	15.262	15.734	16.206	kHz
VI	Input amplitude video signal CVIN		1.5	2.0	2.5	V



Symbol	Parametear		Test conc	litions		Limits		Unit	Test
Cymbol	l'alamotear				Min.	Тур.	Max.		circuit
			VCC = 5.5V, f(XIN) = 8MHz	OSD OFF Data slicer OFF		10 (15)	25 (30)	mA	
			(The upper row : M3727GM6/M8) (The lower row : M37272E8)	OSD ON Data slicer ON		25 (30)	40 (45)		
	System operation	OSD OFF, Data sl	icer OFF,		60	200	μA		
Icc	Power source current		Low-power dissipa (CM5 = "0", CM6 =						1
		Wait mode	VCC = 5.5 V, f(XIN)	•		2	4	mA	
		VCC = 5.5 V, f(XIN)	,		25	100	μA		
			f(XCIN) = 32 kHz, Low-power dissip	ation mode					
		Stop mode	set			1	10		
			(CM5 = "0", CM6)	,	2.4				
Voн		7, P20–P27, $VCC = 5.5V, f(XIN) = 0,$ 1, P52–P55, $f(XCIN) = 0$		2.4			V	2	
Vol	LOW output voltage P00–P07		VCC = 4.5 V				0.4	V	-
V OL		, P20–P23,	IOH = -0.5 mA				0.1		
	P26, P27	, P52–P55	Vcc = 4.5 V						
	LOW output voltage P24, P25	, P30, P31	IOL = 0.5 mA				3.0		
	LOW output voltage P11-P14		Vcc = 4.5 V	IOL = 3 mA			0.4		
			IOL = 10.0 mA	IOL = 6 mA			0.6		
Vt+ -Vt-	Hysteresis (See note 6) RESET, P50, P51, INT1, INT2, INT3, TIM2, TIM3, SIN, SCLK, SCL1,		Vcc = 4.5 V Vcc = 5.0 V			0.5	1.3	V	3
Іігн	SCL2, SDA1, SDA2 HIGH input leak current P00–P07, P10–P17, P20–P27, P30, P31, RESET, P50, P51,		Vcc = 5.5 V				5	μΑ	4
lizl	LOW input leak current P00–P07, P10–P17, P20–P27, P30, P31, P50, P51, RESET		$V_{I} = 5.5 V$ $V_{I} = 5.5 V$ $V_{CC} = 5.5 V$				5	μΑ	4
Іоzн	HIGH output leak current P00–P05 (Only M37272E8SP	/FP version)	VI = 0 V				10	μΑ	5
Rbs	I ² C-BUS • BUS switch connection (between SCL1 and SCL2, SDA		Vcc = 5.5 V				130	Ω	6

12. ELECTRIC CHARACTERISTICS (Vcc = 5 V ± 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Notes 1: The total current that flows out of the IC must be 20 mA or less.

2: The total input current to IC (IOL1 + IOL2 + IOL3) must be 30 mA or less.

3: The total average input current for ports P30, P31, P24 and P25 to IC must be 20 mA or less.

4: Connect 0.1 µF or more capacitor externally between the power source pins Vcc–Vss (and AVcc–Vss) so as to reduce power source noise.

Also connect 0.1 µF or more capacitor externally between the pins Vcc–CNVss. () ···M37272E8SP/FP

5: Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit. When using the data slicer, use 8 MHz.

6: P06, P07, P15, P23, P24 have the hysteresis when these pins are used as interrupt input pins or timer input pins. P11–P14 have the hysteresis when these pins are used as multi-master I²C-BUS interface ports. P20–P22 have the hysteresis when these pins are used as serial I/O pins.

7: Pin names in each parameter is described as below.

(1) Dedicated pins: dedicated pin names.

(2) Duble-/triple-function ports

• When the same limits: I/O port name.

• When the limits of functins except ports are different from I/O port limits: function pin name.






Fig.12.1 Measure Circuits



13. A-D CONVERTER CHARACTERISTICS

(Vcc = 5 V \pm 10 %, Vss = 0 V, f(Xin) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Symbol	Symbol Parameter Test conditi	Test conditions		Unit		
Symbol		Test conditions	Min.	Тур.	Max.	Unit
—	Resolution				6	bits
—	Non-linearity error				±1	LSB
—	Differencial non-linearity error				±0.9	LSB
Vот	Zero transition error	IOL (SUM) = 0 mA			2	LSB
VFST	Full-scale transition error				-2	LSB

14. MULTI-MASTER I²C-BUS BUS LINE CHARACTERISTICS

Cumbal	Parameter	Standard	clock mode	High-speed	clock mode	Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD; STA	Hold time for START condition	4.0		0.6		μs
tLOW	LOW period of SCL clock	4.7		1.3		μs
tR	Rising time of both SCL and SDA signals		1000	20+0.1Cb	300	ns
thd; dat	Data hold time	0		0	0.9	μs
thigh	HIGH period of SCL clock	4.0		0.6		μs
tF	Falling time of both SCL and SDA signals		300	20+0.1Cb	300	ns
tsu; dat	Data set-up time	250		100		ns
tSU; STA	Set-up time for repeated START condition	4.7		0.6		μs
tsu; sto	Set-up time for STOP condition	4.0		0.6		μs

Note: C_b = total capacitance of 1 bus line




Fig.14.1 Definition Diagram of Timing on Multi-master I²C-BUS



15. PROM PROGRAMMING METHOD

The built-in PROM of the One Time PROM version (blank) and the built-in EPROM version can be read or programmed with a generalpurpose PROM programmer using a special programming adapter.

Product	Name of Programming Adapter
M37272E8SP	PCA7429G02
M37272E8FP	PCA7427

The PROM of the One Time PROM version (blank) is not tested or screened in the assembly process nor any following processes. To ensure proper operation after programming, the procedure shown in Figure 15.1 is recommended to verify programming.




Fig. 15.1 Programming and Testing of One Time PROM Version



16. DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:


Mask ROM Order Confirmation Form


Mark Specification Form

• Data to be written to ROM, in EPROM form (28-pin DIP Type 27512, three identical copies) or FDK



17. ONE TIME PROM VERSION M37272E8SP/FP MARKING









18. APPENDIX


Pin Configuration (TOP VIEW)







Memory Map






Memory Map of Special Function Register (SFR)

	R1 Area (addresses C016 to	DF	F1	6)															
				<bit allocation=""></bit>								<state after="" immediately="" reset=""></state>							
	Function bit								0 : "0" immediately after reset										
										1 : "1" immediately after reset									
		: No function bit							? : Indeterminate immediately after reset										
		0 : Fix this bit to "0" (do not write "1")								and	51 103								
		1		ix thi do no															
Addres	s Register	b7		E	it al	loc	catio	on		b0	St	ate	imm	edia	atel	y afte	r re	set	t b0
CO16 P	Port P0 (P0)	<u> </u>									<u> </u>				?				Ĩ
C116 P	Port P0 direction register (D0)													0	016				
	Port P1 (P1)														?				
C316 P	Port P1 direction register (D1)													0	016				
	Port P2 (P2)														?				
C516 P	Port P2 direction register (D2)													0	016				
C616 P	Port P3 (P3)								P	31 P30	0	0	0	0	0	0	?		?
C716 P	Port P3 direction register (D3)		тз:	sc		Р	'31C	P30C	РЗ	1DP30D				0	016				
C8 16															?				
C9 16															?				
	Port P5 (P5)		_	_					_	_					?				
	OSD port control register (PF)	PF7		PF	5 PF	-4 F	PF3	PF2		0 0					016				
CC16					(001	16								016				
CD16			T -												?				
	Caption data register 3 (CD3)				_				_	_21CDL20					?				_
	Caption data register 4 (CD4)		_						-	H21CDH20					?				
	OSD control register (OC)	0	_							C1 OC0	<u> </u>				016				
	Horizontal position register (HP)	0.047								P1 HP0					016				
	Block control register 1 (BC1)									11BC10	<u> </u>				?				
	3 (1)				_					21BC20 211VP10					? ?				_
	/ertical position register 1 (VP1)									21VP20	<u> </u>				<u>^</u> ?				
	/ertical position register 2 (VP2)									111WN10					?				
	Vindow register 1 (WN1)		+	_						121WN20	<u> </u>				: ?				-
	Vindow register 2 (WN2)		PC							C1 PC0					016				_
	O polarity control register (PC)	RC7	-	_						C1 RC0	-				016				-
	Raster color register (RC)	1.07		, 0		-1	.00	11.52	1		<u> </u>				?				\neg
											-				?				\neg
DB16	nterrupt input polarity control register (RE)					T		INT3	IN	T2 INT1	 				: 016				-+
DC16 II DD16	RE)				(001	16		1		-				016				-
DD16 DE16						001									016				\neg
				-		001		_			H				?				\neg

RENESAS



RENESAS

SFR2 Area (addresses 200))16 to	20F1	16)									
	<bit all<="" td=""><td>ocation</td><td>></td><td></td><td></td><td>•</td><td colspan="6"><state after="" immediately="" reset=""></state></td></bit>	ocation	>			•	<state after="" immediately="" reset=""></state>					
	□ : Name : }	Functi	on bit			[0 : 0 immediately after reset					
	0 : F	lo func ïx this l do not v	bit to ()		[Indeterminate immediately after reset					
		ix this I do not v										
Address Register	b7	Bi	t alloc	ation		b0	tate immediately after reset					
20016 PWM0 register (PWM0)							?					
201 ₁₆ PWM1 register (PWM1)							?					
20216 PWM2 register (PWM2)							?					
20316 PWM3 register (PWM3)							?					
204 ₁₆ PWM4 register (PWM4)							?					
205 ₁₆ PWM5 register (PWM5)							?					
20616	0016						?					
20716			001	6			?					
208 ₁₆ PWM mode register 1 (PM1)			F	M13		PM10	? ? ? 0					
20916 PWM mode register 2 (PM2)	0	PM25	M24	M23		M20	0016					
20A16 ROM correction address 1 (high-order)							0016					
20B16 ROM correction address 1 (low-order)							0016					
20C16 ROM correction address 2 (high-order)							0016					
20D16 ROM correction address 2 (low-order)							0016					
20E16 ROM correction enable register (RCR)					RCR1	RCR0	0016					
20F16						·	?					




Internal State of Processor Status Register and Program Counter at Reset

	<bit allocation=""></bit>	<state after="" immediately="" reset=""></state>
	Function bit	0 : "0" immediately after reset
	Name - 2	1 : "1" immediately after reset
	: No function bit	? : Indeterminate immediately
	O: Fix to this bit to "0" (do not write to "1")	after reset
	(do not write to "0")	
Register	Bit allocation	State immediately after reset
Processor status register (PS) Program counter (РСн)	N V T B D I Z C	? ? ? ? 1 ? Contents of address FFFF16
Program counter (PCL)		Contents of address FFFE ₁₆




Structure of Register

The figure of each register structure describes its functions, contents at reset, and attributes as follows:






Address 00C116, 00C316, 00C516




Address 00C716






Address 00CB16




Address 00D016





Address 00D116




Address 00D216, 00D316


В	Name				Functions		After reset	RW
0, 1	Display mode selection bits (BCi0, BCi1) (See note 1)	0 1	0: D 1: C 0: C	C'n SD	ay OFF node mode (Borc mode (Borc		Indeterminate	RW
	Dot size selection bits (BCi2, BCi3)	b4 0	b3 0 0 1	b2 0 1 0	Pre-divide Ratio	Dot Size 1Tc X 1/2H 1Tc X 1H 2Tc X 2H	Indeterminate	RW
	Pre-divide ratio selection bit (BCi4)	1	1 0 0 1 1	1 0 1 0 1	X 3	3Tc X 3H 1Tc X 1/2H 1Tc X 1H 2Tc X 2H 3Tc X 3H	Indeterminate	RW
	OUT1/OUT2 output control bit (BCi5) (See note 1)				output contro output contro		Indeterminate	RW
	Vertical display start position control bit (BCi6)				ck 1 ck 1		Indeterminate	RW
	Window top/bottom boundary control bit (BCi7)				dow top bound dow bottom b		Indeterminate	RW




Address 00D416, 00D516



Address 00D616




Address 00D716





Address 00D816




Address 00D916


b7 b6 b5 b4 b3 b2 b1 b0	Ra	aster color register (RC) [Address 00D9 16]			
	В	Name	Functions	After reset	R	W
	0	Raster color R control bit (RC0)	0 : No output 1 : Output	0	R	W
	1	Raster color G control bit (RC1)	0 : No output 1 : Output	0	R	W
	2	Raster color B control bit (RC2)	0 : No output 1 : Output	0	R	W
	3	Raster color OUT1 control bit (RC3)	0 : No output 1 : Output	0	R	W
	4	Raster color OUT2 control bit (RC4)	0 : No output 1 : Output	0	R	W
L	5, 6	Fix these bits to "0."		0	R	W
	7	Port function selection bit (RC7)	0 : OSC1/XCIN, OSC2/XCOUT 1 : P26, P27	0	R	W

ſ






Address 00E016




RENESAS

Address 00E116




Address 00E416







Address 00E516



Address 00E616



Address 00E916






Address 00EB16

0	0	b2b1b0	1	erial I/O mode register (SM) [Address 00EB16]			
			В	Name	Functions	After reset	R	W
			0, 1	Internal synchronous clock selection bits (SM0, SM1)	b1 b0 0 0: f(Xin)/4 or f(Xcin)/4 0 1: f(Xin)/16 or f(Xcin)/16 1 0: f(Xin)/32 or f(Xcin)/32 1 1: f(Xin)/64 or f(Xcin)/64	0		W
			2	Synchronous clock selection bit (SM2)	0: External clock 1: Internal clock	0	R	W
			3	Port function selection bit (SM3)	0: P20, P21 1: Sclk, Sout	0	R	W
	·		4	Fix this bit to "0."		0	R	W
			5	Transfer direction selection bit (SM5)	0: LSB first 1: MSB first	0	R	W
			6	Transfer clock input pin selection bit (SM6)	0: Input signal from Sın pin 1: Input signal from So∪⊤ pin	0	R	W
 			7	Fix this bit to "0."		0	R	W

Address 00EC16






Γ

Address 00ED16

b7 b	6 b5 b4 b3 b2 b1 b0	1	D control register 2 (AD2) [A	ddress 00ED16]			
		В	Name	Functions	After reset	R	W
		0 to 5	D-A converter set bits (ADC20 to ADC25)	b5 b4 b3 b2 b1 b0 0 0 0 0 0 1/128Vcc 0 0 0 0 1 :3/128Vcc 0 0 0 1 0 :5/128Vcc 1 1 1 0 1 :123/128Vcc 1 1 1 0 1 :125/128Vcc 1 1 1 1 1 :125/128Vcc 1 1 1 1 :127/128Vcc	0	R	w
i i LI		6, 7	Nothing is assigned. These When these bits are reed or		0	R	—

Address 00F416






Address 00F516


	B Name	Functions	After reset	
	0 Timer 3 count source selection bit (TM20)	(b6 at address 00C7 16) ↓ b0 0 0 : f(XIN)/16 or f(XCIN)/16 (See note) 0 1 : f(XCIN) 1 0 : 1 1 : } External clock from TIM3 pin	0	RW
1	, 4 Timer 4 count source selection bits (TM21, TM24)	b4 b1 0 0 : Timer 3 overflow signal 0 1 : f(XIN)/16 or f(XCIN)/16 (See note) 1 0 : f(XIN)/2 or f(XCIN)/2 (See note) 1 1 : f(XCIN)	0	RW
	2 Timer 3 count stop bit (TM22)	0: Count start 1: Count stop	0	RW
	3 Timer 4 count stop bit (TM23)	0: Count start 1: Count stop	0	RW
	5 Timer 5 count stop bit (TM25)	0: Count start 1: Count stop	0	RW
	6 Timer 6 count stop bit (TM26)	0: Count start 1: Count stop	0	RW
	7 Timer 5 count source selection bit 1 (TM27)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Count source selected by bit 6 of TM1	0	RW

Address 00F616




RENESAS

Address 00F716




Address 00F816






Address 00F916



Address 00FA16





Address 00FB16

CPU Mode Register					
b7b6 b5b4b3 b2b1b		PU mode register (CM) [Address 00FB16]		
	В	Name	Functions	After reset	RW
	0, 1	Processor mode bits (CM0, CM1)	b1 b0 0 0: Single-chip mode 0 1: 1 0: 1 1: Not available	0	RW
·	2	Stack page selection bit (CM2) (See note)	0: 0 page 1: 1 page	1	RW
	3, 4	Fix these bits to "1."		1	RW
	. 5	Xco∪⊤ drivability selection bit (CM5)	0: LOW drive 1: HIGH drive	1	RW
l	6	Main Clock (XIN–XOUT) stop bit (CM6)	0: Oscillating 1: Stopped	0	RW
!	- 7	Internal system clock selection bit (CM7)	0: XIN–XOUT selected (high-speed mode) 1: XCIN–XCOUT selected (high-speed mode)	0	RW

Address 00FC₁₆

b7b6b5b4b3b2b						
	L in	terrupt request register 1	(IREQ1) [Address 00FC16]			
	В	Name	Functions	After reset	R	W
	0	Timer 1 interrupt request bit (TM1R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	1	Timer 2 interrupt request bit (TM2R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	2	Timer 3 interrupt request bit (TM3R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	3	Timer 4 interrupt request bit (TM4R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	4	OSD interrupt request bit (OSDR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
· · · · · · · · · · · · · · · · · · ·	5	VSYNC interrupt request bit (VSCR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	6	INT3 external interrupt request bit (VSCR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	*
	7	Nothing is assigned. Th When this bit is read ou	is bit is a write disable bit. it, the value is "0."	0	R	-



ſ

Address 00FD₁₆

	Inte	errupt request register 2 (IR	EQ2) [Address 00FD16]			
	в	Name	Functions	After reset	R	V
		INT1 external interrupt request bit (INIR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	;;
		Data slicer interrupt request bit (DSR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	;
		Serial I/O interrupt request bit (S1R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	:
 		f(XIN)/4096 interrupt request bit (CKR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	
 		INT2 external interrupt request bit (IN2R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	::
 	-	Multi-master I ² C-BUS interrupt request bit (IICR)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	
 		Timer 5 • 6 interrupt request bit (TM56R)	0 : No interrupt request issued 1 : Interrupt request issued	0	R	;;
 	7	Fix this bit to "0."	I	0	R	۷

Address 00FE16


B Name Functions After reset R W 0 Timer 1 interrupt enable bit (TM1E) 0 : Interrupt disabled 0 R W 1 Timer 2 interrupt enable bit (TM2E) 0 : Interrupt disabled 0 R W 2 Timer 3 interrupt enable bit (TM3E) 0 : Interrupt disabled 0 R W 3 Timer 4 interrupt enable bit (TM4E) 0 : Interrupt disabled 0 R W 4 OSD interrupt enable bit (OSDE) 0 : Interrupt disabled 0 R W 5 Vsync interrupt enable bit (VSCE) 0 : Interrupt disabled 0 R W 6 INT3 external interrupt enable bit (IN3E) 0 : Interrupt disabled 0 R W	b7b6b5b4b3b2b1b(7	nterrupt control register 1 (I	ICON1) [Address 00FE	16]		
enable bit (TM1E) 1 : Interrupt enabled 1 Timer 2 interrupt enable bit (TM2E) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 2 Timer 3 interrupt enable bit (TM3E) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 3 Timer 4 interrupt enable bit (TM4E) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 4 OSD interrupt enable bit (OSDE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 5 VSYNC interrupt enable bit (VSCE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 6 INT3 external interrupt 0 : Interrupt disabled 0 R W		В	Name	Functions	After reset	R	W
1 Timer 2 interrupt enable bit (TM2E) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 2 Timer 3 interrupt enable bit (TM3E) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 3 Timer 4 interrupt enable bit (TM4E) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 4 OSD interrupt enable bit (OSDE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 5 VsyNc interrupt enable bit (VSCE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 6 INT3 external interrupt 0 : Interrupt disabled 0 R W		0			0	R	W
enable bit (TM3E) 1 : Interrupt enabled 3 Timer 4 interrupt enable bit (TM4E) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 4 OSD interrupt enable bit (OSDE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 5 Vsync interrupt enable bit (VSCE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 6 INT3 external interrupt 0 : Interrupt disabled 0 R W		1		0 : Interrupt disabled	0	R	W
enable bit (TM4E) 1 : Interrupt enabled 4 OSD interrupt enable bit (OSDE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 5 VSYNC interrupt enable bit (VSCE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 6 INT3 external interrupt 0 : Interrupt disabled 0 R W		2			0	R	W
(OSDE) 1 : Interrupt enabled 5 VSYNC interrupt enable bit (VSCE) 0 : Interrupt disabled 1 : Interrupt enabled 0 R W 6 INT3 external interrupt 0 : Interrupt disabled 0 R W		3			0	R	W
bit (VSCE) 1 : Interrupt enabled 6 INT3 external interrupt 0 : Interrupt disabled 0 R W		4			0	R	W
		5			0	R	W
		6			0	R	W



Address 00FF16

b7 b6 b5 b4 b3 b2 b1 b0	In	terrupt control register 2 (IC	CON2) [Address 00FF	16]		
	В	Name	Functions	After reset	R	W
	0	INT1 external interrupt enable bit (IN1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
· · · · · · · · · · · · · · · · · · ·	1	Data slicer interrupt enable bit (DSE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	2	Serial I/O interrupt enable bit (S1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	3	f(XIN)/4096 interrupt enable bit (CKE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	4	INT2 external interrupt enable bit (IN2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	5	Multi-master I ² C-BUS interface interrupt enable bit (IICE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	6	Timer 5 • 6 interrupt enable bit (TM56E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R	W
	7	Timer 5 • 6 interrupt switch bit (TM56C)	0 : Timer 5 1 : Timer 6	0	R	W

Address 020816




RENESAS

Address 020916


b7b6b5b4b3b2b1b0	P	WM mode register 2 (PM	12) [Address 0209 16]			
	В	Name	Functions	After reset	R	W
	0	P00/PWM0 output selection bit (PM20)	0 : P0o output 1 : PWM0 output	0	R	W
· · · · · · · · · · · · · · · · · · ·	1	P01/PWM1 output selection bit (PM21)	0 : P01 output 1 : PWM1 output	0	R	W
	2	P02/PWM2 output selection bit (PM22)	0 : P02 output 1 : PWM2 output	0	R	W
	3	P03/PWM3 output selection bit (PM23)	0 : P03 output 1 : PWM3 output	0	R	W
	4	P04/PWM4 output selection bit (PM24)	0 : P04 output 1 : PWM4 output	0	R	W
	5	P05/PWM5 output selection bit (PW25)	0: P05 output 1: PWM5 output	0	R	W
	6, 7	Fix these bits to "0."		0	R	W

Address 020E16






19. PACKAGE OUTLINE



42P2R-A/E (MMP)





REVISION HISTORY

M3727GM6/M8-XXXSP/FP M37272E8SP/FP

Rev.	Date		Description
L		Page	Summary
1.00	Apr 01,2001	_	First edition issued

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. van a authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. assumes no responsibility for any damage, ilability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information actual system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured f

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com